


# PAL Conversion Guide With Xilinx EPLD Data Sheets



March 1994





# Xilinx EPLDs The Best Solution for PAL® Conversion

# Welcome and thanks for your interest in Xilinx EPLD products.

If you're like most PAL designers, you're interested in converting your designs to more complex devices like Xilinx XC7200A and XC7300 EPLDs. But you're probably also a bit skeptical about the different claims vendors have made about their products. The PAL Conversion Guide will help you better understand how PAL conversion is accomplished with Xilinx EPLD products.

#### PAL conversion vs. PAL integration.

The typical design requirement is PAL conversion, but most products on the market today address PAL integration. The semantics here are very important. Any high pin-count logic device can *integrate* multiple PALs into a single device. But complex programmable logic devices, like FPGAs, differ architecturally from the simple array structures of PALs. This means that PAL integration works only after a lot of time and effort is spent in redesign. Even complex product term-based products can pose significant barriers to the integration process.

#### Xilinx offers the first true PAL conversion process.

The Xilinx PAL conversion process allows you to take the original source files for your PAL or GAL based design, and directly convert it to either XC7200A or XC7300 EPLDs, without redesign. Designs can be converted quickly and easily, with virtually no risk. If you use ABEL™, PALASM™ or CUPL™, it's no problem. You can easily convert designs done with these tools to a working XC7200A or XC7300 device. The XC7300 family's unique Dual-Block™ architecture, along with the PAL conversion utilities contained in the Xilinx EPLD software, make it easy.

The Dual Block architecture incorporates two types of logic blocks on each device. One type is optimized for simple PAL functions that require high pin-to-pin speed, and the other type is optimized for product-term-rich PAL or GAL functions that require high clock cycle rates. Unlike other CPLDs, Xilinx devices are FAST and COMPLEX. This allows individual PAL devices to be mapped directly to the appropriate logic, and connected just as they appear on the PCB.

Please take a few minutes to look over the Xilinx PAL Conversion Guide. We believe you'll agree that Xilinx EPLDs provide *the best solution for PAL conversion*.

**EPLD Product Marketing** 

Xilinx, the Xilinx logo, and XACT are registered trademarks of Xilinx, Inc. All XC-prefix product designations, Dual-block, XEPLD, UIM, Logic Cell, and LCA are trademarks of Xilinx, Inc. The Programmable Gate Array Company is a Service Mark of Xilinx Inc. PAL and PALASM are registered trademarks of Advanced Micro Devices, Inc. ABEL is a trademark of DATA I/O Corporation. CUPL is a trademark of Logical Devices, Inc. All other trademarks are property of their respective owners.

Xilinx does not assume any liability arising out of the application or use of any product described herein; nor does it convey any license under its patents, copyrights or maskwork rights or any rights of others. Xilinx reserves the right to make changes, at any time, in order to improve reliability, function or design and to supply the best product possible. Xilinx, will not assume responsibility for the use of any circuitry described other than circuitry entirely embodied in its products. Manufactured under one or more of the following U. S. Patents: 4,642,487; 4,695,740; 4,706,216; 4,713,557; 4,746,822; 4,750,155; 4,758,985; 4,783,607; 4,820,937; 4,821,233; 4,835,418; 4,847,612; 4,853,626; 4,855,619; 4,855,669; 4,870,302; 4,902,910; 4,940,909; 4,967,107; 5,012,135; 5,023,606; 5,028,821; 5,047,710; 5,068,603; 5,140,193; 5,148,390; 5,155,432; 5,166,858. Xilinx cannot assume responsibility for any circuits shown or represent that they are free from patent infringement or of any other third party right. Xilinx, Inc. assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or software support or assistance provided to a user.

Xilinx products are not intended for use in life support appliances, devices, or systems. Use of a Xilinx product in such applications without the written consent of the appropriate Xilinx officer is prohibited.

©1994 Xilinx, Inc. All rights reserved.



# **SECTION TITLES**

| 1 | Xilinx EPLD Products                     |
|---|--|
| 2 | Direct PAL Conversion Using Xilinx EPLDs |
| 3 | XC7300 EPLD Family                       |
| 4 | XC7200A EPLD Family                      |
| 5 | Packages                                 |
| 6 | Applications                             |
| 7 | Sales Offices                            |
|   |  |
|   |  |





# 1 Xilinx EPLD Products

- 2 Direct PAL Conversion Using Xilinx EPLDs
- 3 XC7300 EPLD Family
- 4 XC7200A EPLD Family
- 5 Packages
- 6 Applications
- 7 Sales Offices




## **XC7000 Product Lines**


New, Enhanced


XILINX°


EPLD Products


The BEST Solution for PAL Conversions


















1 Xilinx EPLD Products

# 2 Direct PAL Conversion Using Xilinx EPLDs

- 3 XC7300 EPLD Family
- 4 XC7200A EPLD Family
- 5 Packages
- 6 Applications
- 7 Sales Offices



# Direct PAL Conversion Using Xilinx EPLDs

| Introduction               | 2-1 |
|----------------------------|-----|
| Xilinx EPLD Architecture   | 2-1 |
| Xilinx EPLD Software       | 2-3 |
| The PAL Conversion Process |     |
| Conclusion                 |     |



# Direct PAL Conversion Using Xilinx EPLDs

BY JEFFREY GOLDBERG

#### Introduction

In order to remain competitive in the marketplace, companies are being driven to reduce product manufacturing costs while adding more features and improving reliability. Users of low density discrete PALs are turning to higher density erasable programmable logic devices (EPLDs) to meet these goals.

PALs are easy devices to use. Device timing is fixed, routing issues are nonexistent and the device architectures are simple and understandable. Many EPLDs however, exhibit timing unpredictability, routing limitations, and limited functionality that can trap the unwary first-time EPLD user. Couple that with the task of learning how to use new design-entry software, and what appeared to be a simple task can turn into a nightmare.

This application note shows how Xilinx EPLDs can be used to simplify the task of reducing the number of discrete low density PALs on a board. This direct PAL conversion is made possible by a unique combination of:

- · Architectural features
- Software methodology
- · Broad product family

#### Xilinx EPLD Architecture

In order to support direct PAL conversion, Xilinx EPLDs have a PAL-like architecture. Each device consists of several PAL-like logic blocks, called Function Blocks (FBs), on a single IC, all interconnected by a fully populated switch matrix. Each FB can be thought of as a 21V9 PAL, with 21 complementary inputs and an AND-OR array with 57 product terms feeding 9 outputs.

The Xilinx EPLD Function Block is highly flexible superset of the low density PAL. The product term intensive FB has five individual product terms per output. In addition, there are 12 product terms that are shared between all 9 outputs. Each output can be configured as either registered or combinatorial. Each register has individual set, reset and output enable control and can be clocked either individually or by global clocks. In addition, each output has an available XOR gate that can be used for XOR functions or toggle flip flop emulation.

Although product-term-intensive, the timing is fixed. No matter whether the output is performing a single product-term function or a 17 product-term function with the XOR gate, the timing doesn't change. Just like a PAL.

All of the Function Blocks on a Xilinx EPLD are interconnected by a fully populated Universal Interconnect Matrix (UIM™).

Unlike other vendor's sparsely populated matrices that create routing problems and have fanout-dependent timing, the UIM is a fully populated, non-blocking switch matrix that features a constant delay, independent of fanout. Every Function Block output and every signal from every input and I/O pin all feed into the UIM. The UIM in turn drives every input of every FB. This means that each Function Block input can be driven by any input pin, any I/O pin and any Function Block output – just like connecting PALs on a board, but better.

In addition to serving as an interconnect, the UIM may also function as very wide input AND array. This allows the EPLD to generate product terms in the UIM – just like a low density PAL AND array. And like a PAL, propagation delay is fixed regardless of the number of signals used to generate the product term, or the source and destination of those signals.




Figure 1. Xilinx EPLD PAL-Like Function Block




Figure 2. Universal Interconnect Matrix

The EPLD has programmable I/O blocks for driving the device pins. The I/O blocks can be used to decouple the Function Block's outputs from the device pins so the Function Block outputs may be buried while still retaining the use of the pin as a device input. The I/O blocks also provide output inversion control and the ability to latch and register input signals.

#### Xilinx EPLD Software

When it comes to programmable logic, silicon is only part of the solution. Software is required to translate ideas into reality. The Xilinx EPLD Translator (XEPLD™) works with industry standard PAL logic compilers and languages such as ABEL, CUPL and PALASM. One can directly import JEDEC files from old, proven designs using 22V10s and 20V8s.

The bottom line - the XEPLD system allows design entry with familiar front end tools. Once the design is entered, XEPLD simply acts as a fitter, taking the design description and mapping it into the chosen Xilinx EPLD.

In addition to being easy to use, XEPLD is very powerful. One of the most important functions of a fitter for high density programmable logic is Automatic Partitioning. The design can be entered without having to first partition it into Function Block-size pieces. This lets the designer concen-




Figure 3. The 100% Interconnect




Figure 4. I/O Block

trate on the functionality of the design, not its physical implementation.

#### The PAL Conversion Process

The PAL conversion process is begun by identifying which group of PALs are to be converted to a single EPLD. Then choose the appropriate Xilinx EPLD, based on the I/O and logic requirements. Xilinx makes this process easier by offering each device in a variety of footprint-compatible packages. This flexibility allows the designer to upgrade to a higher density device without having to change the board layout, should the logic requirements change.

Since the timing of the Xilinx EPLD is absolutely predictable, it is an easy matter to verify that the design will meet all critical timing requirements. By eliminating delays getting on and off chip, even D series PALs can be converted to a single Xilinx EPLD.

The choice of whether to do equation-based design entry or schematic-based design entry is based primarily on the user's preference. Equation-based entry allows the user to concatenate PALASM equations from multiple PAL files without any restrictions on the PAL type. Equation-based entry gives the user more control over how the logic is mapped into the EPLD.




Figure 5. Development System Overview



Figure 6. XEPLD Runs Under the Xilinx Design Manager

On the other hand, schematic-based design entry may be easier to conceptualize, and it allows the user to directly import JEDEC files for 22V10 and 20V8 PALs (PALASM equations may be used for other PAL types).

The following examples show how to use XEPLD to directly convert a multiple-PAL design to a single Xilinx EPLD. The examples show the use of both equation and schematic-based design entry methods. The design, shown in Figure 7, implements a UART originally implemented with two 22V10s, a 20V8 and a single 20RA10.

Direct PAL conversion implies that there is absolutely no redesign necessary to convert the design to a single Xilinx EPLD. The reader, therefore, needs to be aware of two issues that may affect a design's suitability for direct conversion.

- Designs implemented with XOR PALs such as the 20X10A series require minor syntax changes in their PALASM output files to conform to how XOR operations are expressed for Xilinx EPLDs.
- 2. Because asynchronous presets and resets function differently in different PALs, the architectures of the original PAL and the Xilinx EPLD need to be considered when converting the design. In the Xilinx EPLD architecture, inversions are performed before the register, not after the register output. If the original PAL performed the inversion after the register, (e.g. a 20RA10), its output pin goes HIGH when the register is reset,

whereas the Xilinx EPLD Function Block output would go LOW. A simple modification to the PAL's source code before generating the PALASM file may be all that is required (e.g. changing the reset to a preset).

#### **Equation-Based Design Entry**

Direct PAL conversion is easily accomplished with a modular design approach. Each PAL in the design can be treated as an individual module. A top level design file simply links all of the modules together. Since this file need only contain declaration statements that manage the design (e.g. define the chip's inputs and outputs), it is created with a minimum of effort. XEPLD reads the top level file, concatenates the equations for each individual PAL, automatically partitions the equations and converts the multiple-PAL design to a single chip solution. This design flow is illustrated in Figure 8.

For each PAL in the design, generate a PALASM Boolean equation file from the original PAL source code. This is easily done with the ABEL XFER utility or the CUPL -c compiler option. At this time, verify that the signal names in each PAL pinlist establishes the proper signal connectivity for the design.

Using a text editor, write the top level design file. The design file PAL\_UART.PLD, shown in Figure 9, was created for the UART design. This file is written in PLUSASM, the XEPLD native syntax, and should look very familiar to those familiar with PALASM.




Figure 7. Original UART Design

Like PALASM, this file begins with a title block for design documentation, followed by INCLUDE\_EQN keywords that instruct XEPLD to concatenate the PALASM equations contained in each of the included files that were generated by the PAL compiler.

The CHIP statement contains the filename of the top level file (without the file extension) and targets a Xilinx EPLD.

INPUTPIN, OUTPUTPIN and NODE keywords then follow to define the devices inputs, outputs and nodes. This is followed by the FASTCLOCK keyword that assigns signals to the global FastClock lines.



Figure 8. Equation-Based Design Flow

The EQUATIONS keyword indicates where the equations section of the design file begins. After reading this keyword, XEPLD reads all of the equations in the included files.

After completing the top level design file, do the following:

· Select the target device:

Open up the FAMILY menu and select the XC7000 device family. Then open up the PART menu and select the target Xilinx EPLD.

· Integrate the equations:

Open up the FITTER menu and select FITEQN, then PAL\_UART.PLD. XEPLD then processes the design to create the database file PAL\_UART.VMH.

· Generate the device programming file:

Open up the VERIFY menu and select MAKEPRG, then PAL\_UART.VMH. Assign the signature, PALUART.A, and XEPLD will now produce the device programming file. PAL UART.PRG.

The device can now be programmed and the correct system operation verified.

TITLE TOP LEVEL DESIGN FILE FOR PAL\_UART

AUTHOR EPLD APPLICATIONS

COMPANY XILINX DATE 2/3/93

INCLUDE\_EQN 'SHIFTER.PDS'
INCLUDE\_EQN 'CNTR6.PDS'
INCLUDE\_EQN 'DATAREG.PDS'
INCLUDE\_EQN 'ERROR.PDS'

CHIP PAL\_UART XEPLD

INPUTPIN SI RD CS

OUTPUTPIN D0 D1 D2 D3 D4 D5 D6 D7 RRDY ORERR PERR FERR

NODE S0 S1 S2 S3 S4 S5 S6 S7 EN Q0 Q1 Q2 Q3 Q4 Q5 DATACLK SHIFTCLK

PAR START

FASTCLOCK CLK

**EQUATIONS** 

Figure 9. Top-Level Design File

#### **Schematic-Based Design Entry**

The schematic design entry flow is also simple and straightforward. The XEPLD component library contains 22V10 and 20V8 PALs to simplify the PAL conversion process. It is a simple matter to connect the PALs exactly as in the original design and import JEDEC files that

describe their functionality. For other PAL types such as the 20RA10 used in the original design, PALASM equation files can be used instead. XEPLD then processes the netlist and PAL files to convert the design to a single chip solution. This design flow is illustrated in Figure 10.




Figure 10. Schematic-Based Design Flow

For each 22V10 and 20V8 in the original design, use the existing JEDEC files generated by the PAL compiler. For other PAL types, generate a PALASM Boolean equation file. Then, using a text editor, create a top level file for each PAL that a PALASM equation file was created for. This file is similar to the top level design file for the equation based design entry, with two differences:

- The CHIP statement targets the PAL in the schematic, not a Xilinx EPLD
- 2. A pinlist is used to define the pinout of the PAL in the schematic

Any PAL in the XEPLD component library that meets the I/O requirement can serve as the target device, but the PL22V10, PL20V8 and PLFPLA48 are recommended to take advantage of the automatic partitioner.

In this design example, a PL22V10 was chosen as the target device for the ERROR PAL, even though a 20RA10 was used in the original design. This is permitted because both the PL22V10 and PL20V8 library components have the full functionality of the Xilinx EPLD architecture and do not suffer the architectural limitations of the discrete devices they replace. The top level file, ERROR.PLD is shown in Figure 11. Note that each pin position must have either a signal name or a no-connect (NC) assigned to it.

Now use the schematic editor to capture the design. Assign an attribute to each PAL in the schematic that links the PAL to an intermediate file that describes it's function. In Viewlogic, the attribute @PLD=<file\_name> is assigned with the ViewDraw attribute command. When using OrCAD, edit the PAL's partfield to read PLPLD=<file\_name>. Save the design file when done.

TITLE

TOP LEVEL DESIGN FILE FOR ERROR DETECTOR PAL IN PAL\_UART DESIGN

**AUTHOR** 

**EPLD APPLICATIONS** 

**COMPANY** 

XILINX

DATE

2/3/93

INCLUDE\_EQN

'ERROR.PDS'

CHIP

ERROR PL22V10

: 1 2 3 4 5 6 7 8 9 10 11 12

S0 S1 Q5 Q4 Q3 Q2 Q1 Q0 EN SI NC GND

13 14 15 16 17 18 19 20 21 22 23 24

NC NC NC NC NC PAR START FERR PERR OREER RRDY VCC

#### **EQUATIONS**

Figure 11. PLUSASM File ERROR.PLD




Figure 12. PAL\_UART Workview Schematic

Now the design is ready to be processed.

#### Generate the netlist:

Open up the TRANSLATE menu and select WIR2NET, then PAL\_UART.1 to generate a Viewlogic netlist. If the design was captured with OrCAD, select STD2NET instead, then PAL\_UART.SCH to generate the OrCAD netlist.

# Import a JEDEC file or Assemble the Equation File for each PAL in the schematic:

To Import a JEDEC File:

Open up the TRANSLATE menu and select JED2PLD, then SHIFTER.JED to import the JEDEC file. Type in the desired filename for the equation file that will describe the PAL's functionality, SHIFTER.PLD, then select the PAL type, PL22V10. XEPLD will automatically partition the logic into one or more Function Blocks and create the intermediate PAL description file SHIFTER.VMH. Repeat this procedure for each JEDEC file to be imported.

· To Assemble an Equation File:

Open up the TRANSLATE menu and select PLUSASM, then ERROR.PLD to assemble the top level file for the PAL.Remember, XEPLD will reference the equations in the included PALASM file, ERROR.PDS. XEPLD will

partition the logic and create the intermediate PAL description file ERROR.VMH.

#### Integrate the netlist:

Open up the FITTER menu and select FITNET, then PAL\_UART.NET to integrate the netlist.

Generate the device programming file:

Open up the VERIFY menu and select MAKEPRG, then PAL\_UART.VMH. Assign the signature, PALUART.A, and XEPLD will now produce the device programming file, PAL UART.PRG.

The device can now be programmed, installed on the board and correct system operation verified.

#### Conclusion

This application note demonstrates how easy it is to directly convert PAL based designs to a single Xilinx EPLD without any redesign. This direct conversion process is only possible when the target device logic blocks have a PAL-like architecture, the interconnect matrix is fully populated and chip timing is completely independent of product term utilization and layout. The Xilinx EPLD Translator simplifies this task by interfacing directly to the third party design tools that the designer is already familiar with.



## **SECTION 3**

- 1 Xilinx EPLD Products
- 2 Direct PAL Conversion Using Xilinx EPLDs

# 3 XC7300 EPLD Family

- 4 XC7200A EPLD Family
- 5 Packages
- 6 Applications
- 7 Sales Offices



# XC7300 EPLD Family

| XC7300 EPLD Family                   |      |
|--------------------------------------|------|
| Timing and Delay Path Specifications | 3-8  |
| XC7336 36-Macrocell CMOS EPLD        |      |
| Ordering Information                 | 3-17 |
| XC7354 54-Macrocell CMOS EPLD        |      |
| Ordering Information                 | 3-28 |
| XC7372 72-Macrocell CMOS EPLD        | 3-29 |
| Ordering Information                 | 3-38 |
| XC73108 108-Macrocell CMOS EPLD      | 3-39 |
| Ordering Information                 | 3-49 |
| XC73144 144-Macrocell CMOS EPLD      | 3-51 |



# XC7300 CMOS EPLD Family

#### **Product Description**

#### **Features**

- High-performance Erasable Programmable Logic Devices (EPLDs)
  - 7.5 to 12 ns pin-to-pin delays
  - 80 to 125 MHz maximum clock frequency
- · Advanced Dual-Block architecture
  - Fast Function Blocks
  - High-Density Function Blocks
- · 100% interconnect matrix
- · High-speed arithmetic carry network
  - 1 ns ripple-carry delay per bit
  - 51 MHz 18-bit accumulators
- · Multiple independent clocks
- Each input programmable as direct, latched, or registered
- · High-drive 24 mA output
- . I/O operation at 3.3 V or 5 V
- Meets JEDEC Standard (8-1A) for 3.3 V ±0.3 V
- · Power management options
- · Multiple security bits for design protection
- Supported by industry standard design and verification tools
- Advanced 0.8µ CMOS EPROM process

#### Description

The XC7300 family employs a unique Dual-Block architecture, which provides high speed operations via Fast Function Blocks and/or high density capability via High Density Function Blocks.

Fast Function Blocks (FFBs) provide fast, pin-to-pin speed and logic throughput for critical decoding and ultrafast state machine applications. High-density Function Blocks (FBs) provide maximum logic density and system-level features to implement complex functions with predictable timing for adders and accumulators, wide functions and state machines requiring large numbers of product terms, and other forms of complex logic.

In addition, the XC7300 architecture employs the Universal Interconnect Matrix (UIM) which guarantees 100% interconnect of all internal functions. This interconnect scheme provides constant, short interconnect delays for all routing paths through the UIM. Constant interconnect delays simplify device timing and guarantee design performance, regardless of logic placement within the chip.

All XC7300 devices are designed in  $0.8\mu$  CMOS EPROM technology.

All XC7300 EPLDs include programmable power management features to specify high-performance or low-power operation on an individual Macrocell-by-Macrocell basis. Unused Macrocells are automatically turned off to mini-

#### The XC7300 Family

|                           | XC7336 | XC7354 | XC7372 | XC73108 | XC73144 |
|---------------------------|--------|--------|--------|---------|---------|
| Typical 22V10 Equivalent  | 4      | 6      | 8      | 12      | 16      |
| Number of Macrocells      | 36     | 54     | 72     | 108     | 144     |
| Number of Function Blocks | 4      | 6      | 8      | 12      | 16      |
| Number of Flip-Flops      | 36     | 108    | 126    | 198     | 234     |
| Number of Fast Inputs     | 12     | 24     | 30     | 42      | 54      |
| Number of Signal Pins     | 38     | 56     | 72     | 120     | 156     |




Figure 1. XC7300 Device Block Diagram

mize power dissipation. Designers can operate speed-critical paths at maximum performance, while non-critical paths dissipate less power.

Xilinx development software supports XC7300 EPLD design using third-party schematic entry tools, HDL compilers, or direct equation-based text files. Using a PC or a workstation and one of these design capture methods, designs are automatically mapped to an XC7300 EPLD in a matter of minutes.

The XC7300 devices are available in plastic and ceramic leaded chip carriers, pin-grid-array (PGA), and quad flat pack (QFP) packages. Package options include both windowed ceramic for design prototypes and one-time programmable plastic versions for cost-effective production volume.

#### **Architecture**

The XC7300 architecture consists of multiple programmable Function Blocks interconnected by a UIM as shown in Figure 1. The Dual-Block architecture contains two types of function blocks: Fast Function Blocks and High-Density Function Blocks. Both types of function blocks, and the I/O blocks, are interconnected through the UIM.

#### **Fast Function Blocks**

The Fast Function Block has 24 inputs which can be individually selected from the UIM, 12 fast input pins, or the nine Macrocell feedbacks from the Fast Function Block. The programmable AND array in each Fast Function Block generates 45 product terms to drive the nine Macrocells in

each Fast Function Block. Each Macrocell can be configured for registered or combinatorial logic. See Figure 2.

Five product terms from the programmable AND array are allocated to each Macrocell. Four of these product terms are ORed together and may be optionally inverted before driving the input of a programmable D-type flip-flop. The fifth product term drives the asynchronous active-High programmable Reset or Set Input to the Macrocell flip-flop. The flip-flop can be configured as a D-type or Toggle flip-flop, or transparent for combinatorial outputs.

Two fast function block Macrocell differences exist when comparing the XC7336 FFB to the XC7354, XC7372 and XC73108 FFBs.

In the XC7336, five product terms from the programmable AND array are allocated to each Macrocell. Four of these product-terms are OR'd together and may be optionally inverted before driving the input of a programmable D-type flip-flop. The fifth product-term drives the asynchronous active High programmable Set or Reset input to the Macrocell flip-flop. The flip-flop can be configured as a D-type or Toggle flip-flop, or transparent for combinatorial outputs. See Figure 2.

In the XC7354, XC7372 and XC73108, five product terms from the programmable AND array are allocated to each Macrocell. Four of these product-terms are OR'd together, inverted and drive the input of a programmable D-type flipflop. The fifth product-term drives the asynchronous active High programmable Set input to the Macrocell flip-flop. The flip-flop can be configured as a D-type flip-flop or transparent for combinatorial outputs. See Figure 3.




Figure 2. Fast Function Block and Macrocell Schematic for the XC7336




Figure 3. Fast Function Block and Macrocell Schematic for the XC7354, XC7372, and XC73108

The programmable clock source is one of two global Fast-Clock signals (FCLK0 or FCLK1) that are distributed with short delay and minimal skew over the entire chip.

The Fast Function Block Macrocells drive chip outputs directly through 3-state output buffers. Each output buffer can be individually controlled by one of two dedicated Fast Output Enable inputs or permanently enabled or disabled. The Macrocell output can also be routed back as an input to the Fast Function Block and the UIM.

#### **Product Term Assignment**

Each Macrocell sum-of-product OR gates can be expanded using the Fast Function Block product term assignment scheme. Product-term assignment transfers product-terms in increments of four product-terms from one Macrocell to the neighboring Macrocell (Figure 4). Complex logic functions requiring up to 36 product-terms can be implemented using all nine Macrocells within the Fast Function Block. When product-terms are assigned to adjacent Macrocells, the product-term normally dedicated to the Set or Reset function becomes the input to the Macrocell register.




Figure 4. Fast Function Block Product-Term Assignment

#### **High-Density Function Blocks**

Each member of the XC7300 family contains multiple, High-Density Function Blocks linked though the UIM. Each Function Block contains nine Macrocells. Each Macrocell can be configured for either registered or combinatorial logic. A detailed block diagram of the XC7300 FB is shown in Figure 5.

Each FB receives 21 signals and their complements from the UIM and an additional three inputs from the Fast Input (FI) pins.

#### **Shared and Private Product Terms**

Each Macrocell contains five private product terms that can be used as the primary inputs for combinatorial functions implemented in the Arithmetic Logic Unit (ALU), or as individual Reset, Set, Output-Enable, and Clock logic functions for the flip-flop. Each Function Block also provides an additional 12 shared product terms, which are uncommitted product terms available for any of the nine Macrocells within the Function Block.

Four private product terms can be ORed together with up to four shared product terms to drive the D1 input to the ALU. The D2 input is driven by the OR of the fifth private product term and up to eight of the remaining shared product terms. The shared product terms add no logic delay, and each shared product term can be connected to one or all nine Macrocells in the Function Block.

#### **Arithmetic Logic Unit**

The functional versatility of each Macrocell is enhanced through additional gating and control functions available in the ALU. A detailed block diagram of the XC7300 ALU is shown in Figure 6.

The ALU has two programmable modes; *logic* and *arithmetic*. In logic mode, the ALU functions as a 2-input function generator using a 4-bit look-up table that can be programmed to generate any Boolean function of its D1 and D2 inputs as illustrated in Table 1.

The function generator can OR its inputs, widening the OR function to a maximum of 17 inputs. It can AND them, which means that one sum-of-products can be used to mask the other. It can also XOR them, toggling the flip-flop or comparing the two sums of products. Either or both of the sum-of-product inputs to the ALU can be inverted, and either or both can be ignored.




Figure 5. High-Density Function Block and Macrocell Schematic

**Table 1. Function Generator Logic Operations** 

| Function |          |  |  |
|----------|----------|--|--|
| D1:+: D2 | D1:+: D2 |  |  |
| D1 * D2  | D1 * D2  |  |  |
| D1 + D2  | D1 + D2  |  |  |
| D1       | D2       |  |  |
| D1       | D2       |  |  |
| D1 * D2  | D1 * D2  |  |  |
| D1 + D2  | D1 + D2  |  |  |




Figure 6. ALU Schematic

Therefore, the ALU can implement one additional layer of logic without any speed penalty.

In arithmetic mode, the ALU block can be programmed to generate the arithmetic sum or difference of the D1 and D2 inputs. Combined with the carry input from the next lower Macrocell, the ALU operates as a 1-bit full adder generating a carry output to the next higher Macrocell. The carry chain propagates between adjacent Macrocells and also crosses the boundaries between Function Blocks. This dedicated carry chain overcomes the inherent speed and density problems of the traditional EPLD architecture when trying to perform arithmetic functions.

#### **Carry Lookahead**

Each Function Block provides a carry lookahead generator capable of anticipating the carry across all nine Macrocells. The carry lookahead generator reduces the ripple-carry delay of wide arithmetic functions such as add, subtract, and magnitude compare to that of the first nine bits, plus the carry lookahead delay of the higher-order Function Blocks.

#### Macrocell Flip-Flop

The ALU block output drives the input of a programmable D-type flip-flop. The flip-flop is triggered by the rising edge of the clock input, but it can be configured as transparent,

making the Q output identical to the D input, independent of the clock, or as a conventional flip-flop.

The Macrocell clock source is programmable and can be one of the private product terms or one of two global Fast-CLK signals (FCLK0 and FCLK1). Global FastCLK signals are distributed to every Macrocell flip-flop with short delay and minimal skew.

The asynchronous Set and Reset product terms override the clocked operation. If both asynchronous inputs are active simultaneously, Reset overrides Set.

In addition to driving the chip output buffer, the Macrocell output is routed back as an input to the UIM. One private product term can be configured to control the Output Enable of the output buffer and/or the feedback to the UIM. If it is configured to control UIM feedback, the Output Enable product term forces the UIM feedback line High when the Macrocell output is disabled.

#### **Universal Interconnect Matrix**

The UIM receives inputs from each Macrocell output, I/O pin, and dedicated input pin. Acting as an unrestricted crossbar switch, the UIM generates 21 output signals to each High-Density Function Block and 24 output signals to each Fast Function Block.

Each UIM input can be programmed to connect to any UIM output. The delay through the interconnect matrix is constant, regardless of the routing distance, fan-out, or fan-in.

When multiple inputs are programmed to be connected to the same output, this output produces the logical AND of the input signals. By choosing the appropriate signal inversions at the input pins, Macrocell outputs and Function Block AND-array input, this AND logic can also be used to implement wide NAND, OR or NOR functions. This offers an additional level of logic without any speed penalty.

A Macrocell feedback signal that is disabled by the output enable product term represents a High input to the UIM. Programming several such Macrocell outputs onto the same UIM output emulates a 3-state bus line. If one of the Macrocell outputs is enabled, the UIM output assumes the enabled output's level.

#### Input/Output Blocks

Macrocells drive chip outputs directly through 3-state output buffers, each individually controlled by the Output Enable product term mentioned above. The Macrocell output can be inverted. An additional configuration option allows the output to be disabled permanently. Two dedicated FastOE inputs can also be configured to control any of the chip outputs instead of, or in conjunction with, the individual Output Enable product term. See Figure 7.




Figure 7. Input/Output Schematic

X5226

Each signal input to the chip is connected to a programmable input structure that can be configured as direct, latched, or registered. The latch and flip-flop can use one of two FastCLK signals as latch enable or clock. The two FastCLK signals are FCLK0 and a global choice of either FCLK1 or FCLK2. Latches are transparent when FastCLK is High, and flip-flops clock on the rising edge of FastCLK. The flip-flop includes an active-low clock enable, which when High, holds the present state of the flip-flop and inhibits response to the input signal. The clock enable source is one of two global Clock Enable signals (CEO and CE1). An additional configuration option is polarity inversion for each input signal.

#### 3.3 V or 5 V Interface Configuration

XC7300 devices can be used in systems with two different supply voltages: 3.3 V and 5 V. Each XC7300 device has separate  $V_{\rm CC}$  connections to the internal logic and input buffers ( $V_{\rm CCINT}$ ) and to the I/O drivers ( $V_{\rm CCIO}$ ).  $V_{\rm CCINT}$  must always be connected to a nominal 5 V supply, while  $V_{\rm CCIO}$  may be connected to either 3.3 V or 5 V, depending on the output interface requirement.

When  $V_{\rm CCIO}$  is connected to 5 V, the input thresholds are TTL levels, and thus compatible with 3.3 V and 5 V logic. The output High levels are also TTL compatible. When  $V_{\rm CCIO}$  is connected to 3.3 V, the input thresholds are still TTL levels, and the outputs pull up to the 3.3 V rail. This makes the XC7300 ideal for interfacing directly to 3.3 V components. In addition, the output structure is designed so that the I/O can also safely interface to a mixed 3.3 V and 5 V bus.

#### **Power-On Characteristics**

Like many highly-flexible EPLDs, the XC7300 devices undergo a short internal initialization sequence upon device powerup. During this time, the outputs remain 3-stated while the device is configured from its internal EPROM array pattern and all registers are initialized. Except for the short delay during device initialization, this operation is completely transparent to the user and typically lasts  $300~\mu s$ .

For additional flexibility, an active-Low Master Reset pin is provided so that EPLD can be reinitialized even after power is applied. It allows the EPLD to be initialized along with other devices in the system. When it is switched Low, all outputs become 3-stated and the initialization sequence is started. When it returns to High, the outputs become enabled and the device is ready for operation. If this flexibility is not needed, simply connect the Master Reset pin to the device  $V_{\rm CCINT}$ 

During the initialization sequence, all input registers or latches are preloaded High and all FB and FFB Macrocell

registers are preloaded to a known state. For FFB Macrocell registers where the Set/Reset product-term is defined, the preload is accomplished by asserting the product-term shortly before the end of the initialization sequence. When the Set/Reset product-term is defined and configured as Reset, the register preload value is Low. When the Set/Reset product-term is defined and configured as a Set, the register preload value is High. For FFB Macrocell registers where the Set/Reset product-term is not used, the register preload value is High.

For FB Macrocell registers, the preload value is defined by a separate preload configuration bit, independent of the Set and Reset product-terms. The value of this preload configuration bit is determined by the schematic capture library or in the user's design. If not specified, the register preload value is Low.

#### **Power Management**

The XC7300 family of devices feature a power-management scheme which permits non-speed-critical paths of a design to be operated at reduced power. Overall power dissipation is often reduced significantly, since, in most systems only a small part is speed critical.

Macrocells can individually be specified for high performance or low power operation by adding attributes to the logic schematic, or declaration statements to the behavioral description. To further conserve power, unused Macrocells are automatically turned off.

#### **Erasure Characteristics**

In windowed packages, the content of the EPROM array can be erased by exposure to ultraviolet light of wavelengths of approximately 4000 Å. The recommended erasure time is approximately 1 hr. when the device is placed within 1 in. of an ultraviolet lamp with a 12,000  $\mu\text{W/cm}^2$  power rating. To prevent unintentional exposure, place opaque labels over the device window.

When the device is exposed to high intensity UV light for much longer periods, permanent damage can occur. The maximum integrated dose the XC7300 EPLD can be exposed to without damage is 7000 W • s/cm², or approximately one week at 12,000 μW/cm².

#### **Design Recommendations**

For proper operation, all unused input and I/O pins must be connected to a valid logic level (High or Low). The recommended decoupling for all  $V_{CC}$  pins should total 1  $\mu$ F using high-speed (tantalum or ceramic) capacitors.

Use electrostatic discharge (ESD) handling procedures with the XC7300-series EPLDs to prevent damage to the device during programming, assembly, and test.

#### **Design Security**

Each member of the XC7300 family has a multibit security system that controls access to the configuration programmed into the device. This security scheme uses multiple EPROM bits at various locations within the EPROM array to offer a higher degree of design security than other EPROM and fused-based devices. Programmed data within EPROM cells is invisible—even when examined under a microscope—and cannot be selectively erased. The EPROM security bits, and the device configuration data, reset when the device is erased.

#### **High-Volume Production Programming**

The XC7300 family offers flexibility for low-volume prototypes as well as cost-effectiveness for high-volume production. The designer can start with ceramic window package parts for prototypes, ramp up initial production using low-cost plastic parts programmed in-house, and then shift into high-volume production using Xilinx factory programmed and tested devices.

The Xilinx factory programmed concept offers significant advantages over competitive masked PLDs, or ASIC redesigns:

- No redesign is required Even though masked devices are advertised as timing compatible, subtle differences in a chip layout can mean system failure.
- Devices are factory tested Factory-programmed devices are tested as part of the manufacturing flow, insuring high-quality products.
- Shipments are delivered fast Production shipments can begin within a few weeks, eliminating masking delays and qualification requirements.

For factory programming procedures, contact your local Xilinx representative.

#### **XEPLD Development System**

The designer can create, implement, and verify digital logic circuits for EPLD devices using the Xilinx XEPLD Development System. Designs can be represented as

schematics consisting of XEPLD library components, as behavioral descriptions, or as a mixture of both. The XEPLD translator maps the design quickly and automatically onto a chosen EPLD device, produces documentation for design analysis and creates a programming file to configure the device.

The following lists some of the XEPLD Development System features.

- Familiar design approach similar to TTL and PLD techniques
- Converts netlist to fuse map in minutes using a '486 PC or workstation platform
- Interfaces to standard third-party CAE schematics, simulation tools, and behavioral languages
- Schematic library with familiar and powerful TTL-like components, including PLDs and ALUs
- Predictable timing even before design entry, using library components and Boolean equations

Timing simulation using Viewsim, OrCAD VST, and other tools controlled by the Xilinx Design Manager (XDM) program

#### **Timing Model**

Timing within the XC7300 EPLDs is accurately determined using external timing parameters from the device data sheet, using a variety of CAE simulators, or with the timing model shown in Figure 8.

The timing model is based on the fixed internal delays of the XC7300 architecture which consists of four basic parts: I/O Blocks, the UIM, Fast Function Blocks and High-Density Function Blocks. The timing model identifies the internal delay paths and their relationships to ac characteristics. Using this model and the ac characteristics, designers can easily calculate the timing information for a particular EPLD.






Figure 8. XC7300 Timing Model


#### **Synchronous Clock Switching Characteristics**



#### **Combinatorial Switching Characteristics**



#### **Asynchronous Clock Switching Characteristics**





# XC7336 36-Macrocell CMOS EPLD

**Preliminary Product Specifications** 

#### **Features**

- Ultra high-performance EPLD
  - 7.5 ns pin-to-pin delay
  - 125 MHz maximum clock frequency
- · Incorporates four Fast Function Blocks
- 100% interconnect matrix
- 36 Macrocells with programmable I/O architecture
- · 36 outputs with 24 mA drive
- 3.3 V or 5 V I/O operation
- Meets JEDEC Standard (8-1A) for 3.3 V ±0.3 V
- · Power management options
- Multiple security bits for design protection
- · 44-pin leaded chip carrier package

#### **General Description**

The XC7336 is a member of the Xilinx Dual-Block EPLD family. It consists of four Fast Function Blocks interconnected by a central Universal Interconnect Matrix (UIM).

The four Function Blocks in the XC7336 (Figure 1) are PAL-like structures, complete with programmable product term arrays and programmable multilevel Macrocells. Each Function Block receives 24 inputs, contains nine Macrocells configurable for registered or combinatorial logic and produces nine outputs which feedback to the UIM and output pins.

The Universal Interconnect Matrix connects the Function Blocks to each other and to all input pins, providing 100% connectivity between the Function Blocks. This allows logic functions to be mapped into the Function Blocks and interconnected without routing restrictions.

The XC7336 device is designed in  $0.8\mu$  CMOS EPROM technology.




Figure 1. XC7336 Functional Block Diagram

In addition, the XC7336 includes a programmable power management feature to specify high-performance or low-power operation on an individual Macrocell-by-Macrocell basis. Unused Macrocells are automatically turned off to minimize power dissipation. Designers can operate speed-critical paths at maximum performance, while non-critical paths dissipate less power.

Xilinx development software (XEPLD) supports all members of XC7300 family. The designer can create, implement, and verify digital logic circuits for EPLD devices using the Xilinx XEPLD Development System. Designs can be represented as schematics consisting of XEPLD library components, as behavioral descriptions, or as a mixture of both. The XEPLD translator automatically performs logic optimization, collapsing, mapping and routing without user intervention. After compiling the design, XEPLD translator produces documentation for design analysis and creates a programming file to configure the device.

The following lists some of the XEPLD Development System features.

- Familiar design approach similar to TTL and PLD techniques
- Converts netlist to fuse map in minutes using a 386/ 486 PC or workstation platform
- Interfaces to standard third-party CAE schematics, simulation tools, and behavioral languages
- Timing simulation using Viewsim, OrCAD VST, Mentor, LMC and other tools compatible with the Xilinx Netlist Format (XNF)

The XC7336 device is available in plastic and ceramic laeaded chip carriers. Package options include both windowed ceramic for design prototypes and one-time programmable plastic versions for cost-effective production volume.

#### **Power Management**

The XC7336 power management scheme allows designers to control on-chip power dissipation by configuring individual Macrocells to operate in high-performance or low-power modes of operation. Unused Macrocells are turned off to minimize power dissipation.

Operating current for each design can be approximated for specific operating conditions using the following equation:

$$I_{CC}$$
 (mA) =  $MC_{HP}$  (4.3) +  $MC_{LP}$  (2.6) +  $MC$  (0.005 mA/MHz) f

#### Where:

MC<sub>HP</sub> = Macrocells in high-performance mode

MC<sub>LP</sub> = Macrocells in low-power mode

MC = Total number of Macrocells used

f = Clock frequency (MHz)

Figure 2 shows a typical operating current for the XC7336 programmed as two 16-bit counters and operating at the indicated clock frequency.




Figure 2. Typical I<sub>CC</sub> vs Frequency for XC7336

Notice: The information contained in this data sheet pertains to products in the initial production phases of development. These specifications are subject to change without notice. Verify with your local Xilinx sales office that you have the latest sheet before finalizing a design.

#### **Absolute Maximum Ratings**

| Symbol           | Parameter   | Value       | Units |
|------------------|---|-------------|-------|
| V <sub>CC</sub>  | Supply voltage with respect to GND                      | -0.5 to 7.0 | V     |
| V <sub>IN</sub>  | DC Input voltage with respect to GND                    | -0.5 to 7.0 | V     |
| V <sub>TS</sub>  | Voltage applied to 3-state output with respect to GND   | -0.5 to 7.0 | V     |
| T <sub>STG</sub> | Storage temperature                                     | -65 to +150 | °C    |
| T <sub>SOL</sub> | Maximum soldering temperature (10s @ 1/16 in. = 1.5 mm) | +260        | °C    |

Warning. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

#### **Recommended Operating Conditions**

| Symbol                                    | Parameter                                |   | Min  | Max                  | Units |
|---|--|---|------|----------------------|-------|
|   | Supply voltage relative to GND @ 5 V     | Commercial T <sub>A</sub> = 0° C to 70° C                         | 4.75 | 5.25                 | ٧     |
| V <sub>CCINT</sub> /<br>V <sub>CCIO</sub> | Supply voltage relative to GND @ 5 V     | Industrial $T_A = -40^{\circ} \text{ C to } 85^{\circ} \text{ C}$ | 4.50 | 5.50                 | ٧     |
| V CCIO                                    | Supply voltage relative to GND @ 5 V     | Military $T_C = -55^{\circ} \text{ C to } 125^{\circ} \text{ C}$  | 4.50 | 5.50                 | ٧     |
| V <sub>CCIO</sub>                         | I/O supply voltage relative to GND @ 3.3 | 3 V   | 3.00 | 3.60                 | ٧     |
| V <sub>IL</sub>                           | Low-level input voltage                  |   | 0    | 0.80                 | ٧     |
| V <sub>IH</sub>                           | High-level input voltage                 |   | 2.00 | V <sub>CC</sub> +0.3 | ٧     |
| Vo  | Output voltage                           |   | 0    | V <sub>CCIO</sub>    | ٧     |

## **DC Characteristics Over Recommended Operating Conditions**

| Symbol                          | Parameter  | Test Conditions  | Min        | Max   | Units |
|---------------------------------|--|--|------------|-------|-------|
| .,                              | 5 V TTL High-level output voltage                                    | I <sub>OH</sub> = -4.0 mA<br>V <sub>CC</sub> = Min                               | 2.4        |       | V     |
| V <sub>OH</sub>                 | 3.3 V High-level output voltage                                      | I <sub>OH</sub> = -3.2 mA<br>V <sub>CC</sub> = Min                               | 2.4        |       | V     |
| V                               | 5 V Low-level output voltage   | I <sub>OL</sub> = 24 mA<br>V <sub>CC</sub> = Min                                 |            | 0.5   | ٧     |
| V <sub>OL</sub>                 | 3.3 V Low-level output voltage                                       | I <sub>OL</sub> = 10 mA<br>V <sub>CC</sub> = Min                                 |            | 0.4   | ٧     |
| I <sub>IL</sub>                 | Input leakage current  | V <sub>CC</sub> = Max<br>V <sub>IN</sub> = GND or V <sub>CCIO</sub>              |            | ±10.0 | μА    |
| l <sub>oz</sub>                 | Output high-Z leakage current  | $V_{CC} = Max$<br>$V_{O} = GND \text{ or } V_{CCIO}$                             |            | ±10.0 | μА    |
| C <sub>IN</sub>                 | Input capacitance for Input and I/O pins                             | V <sub>IN</sub> = GND<br>f = 1.0 MHz   |            | 6.0   | pF    |
| C <sub>IN</sub>                 | Input capacitance for global control pins (FCLK0, FCLK1, FOE0, FOE1) | V <sub>IN</sub> = GND<br>f = 1.0 MHz   |            | 8.0   | pF    |
| C <sub>OUT</sub> <sup>(1)</sup> | Output capacitance   | V <sub>O</sub> = GND<br>f = 1.0 MHz  |            | 10.0  | pF    |
| I <sub>CC1</sub> <sup>(2)</sup> | Supply Current (low power mode)                                      | $V_{IN} = V_{CC}$ or GND $V_{CCINT} = V_{CCIO} = 5 \text{ V}$ f = 1.0 MHz @ 25°C | 126 mA Typ |       |       |

### **Power-up/Reset Timing Parameters**

| Symbol             | Parameter  | Min | Тур | Max | Units |
|--------------------|--|-----|-----|-----|-------|
| t <sub>WMR</sub>   | Master Reset input Low pulse width   | 100 |     |     | ns    |
| t <sub>RESET</sub> | Configuration completion time (to outputs operational) following assertion of Master Reset | 100 |     | 200 | μs    |

Notes: 1. Sample tested 2. Measured with device programmed as two 16-bit counters

### Fast Function Block (FFB) External AC Characteristics(1)

| Symbol            | Parameter                               | XC7336-7<br>(Com only) |      | XC7336-10<br>(Com/Ind only) |      | XC7336-12 |      | XC7336-15 |      | Units |
|-------------------|---|------------------------|------|-----------------------------|------|-----------|------|-----------|------|-------|
|                   |   | Min                    | Max  | Min                         | Max  | Min       | Max  | Min       | Max  |       |
| f <sub>CF</sub>   | Max count frequency (2,3)               | 125.0                  |      | 100.0                       |      | 80.0      |      | 66.7      |      | MHz   |
| t <sub>SUF</sub>  | Fast input setup time before FCLK ↑ (2) | 4.0                    |      | 5.0                         |      | 6.0       |      | 7.0       |      | ns    |
| t <sub>HF</sub>   | Fast input hold time after FCLK ↑       | 0                      |      | 0                           |      | 0         |      | 0         |      | ns    |
| t <sub>COF</sub>  | FCLK ↑ to output valid                  |                        | 5.5  |                             | 8.0  |           | 9.0  |           | 12.0 | ns    |
| t <sub>PDFO</sub> | Fast input to output valid (2,3)        |                        | 7.5  |                             | 10.0 |           | 12.0 |           | 15.0 | ns    |
| t <sub>PDFU</sub> | I/O to output valid (2,3)               |                        | 12.0 |                             | 15.0 |           | 19.0 |           | 23.0 | ns    |
| t <sub>CWF</sub>  | Fast clock pulse width                  | 4.0                    |      | 5.0                         |      | 5.5       |      | 6.0       |      | ns    |

### Fast Function Block (FFB) Internal AC Characteristics

|                      |                                     | XC7336-7<br>(Com only) |     | XC7336-10<br>(Com/Ind only) |     | XC7336-12 |     | XC7336-15 |     | Units |
|----------------------|-------------------------------------|------------------------|-----|-----------------------------|-----|-----------|-----|-----------|-----|-------|
| Symbol               | Parameter                           | Min                    | Max | Min                         | Max | Min       | Max | Min       | Max |       |
| t <sub>FLOGI</sub>   | FFB logic array delay (3)           |                        | 1.5 |                             | 1.5 |           | 2.0 |           | 2.0 | ns    |
| t <sub>FLOGILP</sub> | Low-power FFB logic array delay (3) |                        | 3.5 |                             | 5.5 |           | 7.0 |           | 8.0 | ns    |
| t <sub>FSUI</sub>    | FFB register setup time             | 1.5                    |     | 2.5                         |     | 3.0       |     | 4.0       |     | ns    |
| t <sub>FHI</sub>     | FFB register hold time              | 2.5                    |     | 2.5                         |     | 3.0       |     | 3.0       |     | ns    |
| t <sub>FCOI</sub>    | FFB register clock-to-output delay  |                        | 1.0 |                             | 1.0 |           | 1.0 |           | 1.0 | ns    |
| t <sub>FPDI</sub>    | FFB register pass through delay     |                        | 0.5 |                             | 0.5 |           | 1.0 |           | 1.0 | ns    |
| t <sub>FAOI</sub>    | FFB register async. set delay       |                        | 2.0 |                             | 2.5 |           | 3.0 |           | 4.0 | ns    |
| t <sub>PTXI</sub>    | FFB p-term assignment delay         |                        | 0.8 |                             | 1.0 |           | 1.2 |           | 1.5 | ns    |
| t <sub>FFD</sub>     | FFB feedback delay                  |                        | 4.0 |                             | 5.0 |           | 6.5 |           | 8.0 | ns    |


Notes: 1. All appropriate ac specifications tested using Figure 3 as test load circuit

2. This parameter is given for the high-performance mode. In low-power mode, this parameter is increased due to additional logic delay of t<sub>FLOGILP</sub> – t<sub>FLOGI</sub>.

3. Specifications account for logic paths that use the maximum number of available product terms for a given Macrocell.

#### **Internal AC Characteristics**

|                    |   | XC7336-7<br>(Com only) |     | XC7336-10<br>(Com/Ind only) |      | XC7336-12 |      | XC7336-15 |      |       |
|--------------------|---|------------------------|-----|-----------------------------|------|-----------|------|-----------|------|-------|
| Symbol             | Parameter                               | Min                    | Max | Min                         | Max  | Min       | Max  | Min       | Max  | Units |
| t <sub>IN</sub>    | Input pad and buffer delay              |                        | 2.5 |                             | 3.5  |           | 4.0  |           | 5.0  | ns    |
| t <sub>FOUT</sub>  | FFB output buffer and pad delay         |                        | 3.0 |                             | 4.5  |           | 5.0  |           | 7.0  | ns    |
| t <sub>UIM</sub>   | Universal Interconnect Matrix delay     |                        | 4.5 |                             | 5.0  |           | 7.0  |           | 8.0  | ns    |
| t <sub>FOE</sub>   | Fast output enable/disable buffer delay |                        | 7.5 |                             | 10.0 |           | 12.0 | V         | 15.0 | ns    |
| t <sub>FCLKI</sub> | Fast clock buffer delay                 |                        | 1.5 |                             | 2.5  |           | 3.0  |           | 4.0  | ns    |



| Output Type | V <sub>CCIO</sub> | V <sub>TEST</sub> | R <sub>1</sub> | R <sub>2</sub> | CL    |
|-------------|-------------------|-------------------|----------------|----------------|-------|
| FO          | 5.0 V             | 5.0 V             | 160 Ω          | 120 Ω          | 35 pF |
|             | 3.3 V             | 3.3 V             | 260 Ω          | 360 Ω          | 35 pF |

Figure 3. AC Load Circuit

### XC7336 Pinouts

| 44 LCC | Pin Description    |
|--------|--------------------|
| 1      | I/FO/FI/ MR        |
| 2      | I/FO/FI            |
| 3      | I/FO/FI            |
| 4      | I/FO/FI            |
| 5      | FO/FCLK0           |
| 6      | FO/FCLK1           |
| 7      | I/FO/FI            |
| 8      | I/FO               |
| 9      | I/FO               |
| 10     | GND                |
| 11     | I/FO               |
| 12     | I/FO               |
| 13     | I/FO               |
| 14     | I/FO               |
| 15     | I/FO               |
| 16     | I/FO               |
| 17     | I/FO               |
| 18     | I/FO/FI            |
| 19     | I/FO/FI            |
| 20     | I/FO/FI            |
| 21     | V <sub>CCINT</sub> |
| 22     | I/FO               |

| 44 LCC | Pin Description    |
|--------|--------------------|
| 23     | GND                |
| 24     | I/FO               |
| 25     | I/FO               |
| 26     | I/FO               |
| 27     | I/FO               |
| 28     | I/FI               |
| 29     | I/FO               |
| 30     | I/FO               |
| 31     | GND                |
| 32     | V <sub>CCIO</sub>  |
| 33     | I/FO               |
| 34     | I/FO               |
| 35     | I/FO               |
| 36     | I/FO               |
| 37     | I/FO               |
| 38     | I/FO               |
| 39     | FO/FOE1            |
| 40     | FO/FOE0            |
| 41     | V <sub>CCINT</sub> |
| 42     | l/FI               |
| 43     | I/FO/FI            |
| 44     | l/FO/FI            |


X3491

For a detailed description of the device architecture, see the XC7300 CMOS EPLD Family data sheet, page 3-1 through 3-7.

For a detailed description of the device timing, see pages 3-9, 3-10 and 3-15.

For package physical dimensions and thermal data, see Section 5.

### **Ordering Information**



#### **Speed Options**

- -15 15 ns pin-to-pin delay
- -12 12 ns pin-to-pin delay
- -10 10 ns pin-to-pin delay (commercial and industrial only)
- -7 7.5 ns pin-to-pin delay (commercial only)

### **Packaging Options**

PC44 44-Pin Plastic Leaded Chip Carrier

WC44 44-Pin Windowed Ceramic Leaded Chip Carrier

#### **Temperature Options**

C Commercial 0°C to 70°C I Industrial -40°C to 85°C M Military -55°C to 125°C (Case)

### **Component Availability**

| Pins<br>Type |     | 44              |                 | 68   |                 | 84              |                 |                | 144            | 160             | 184            | 225            |                |
|--------------|-----|-----------------|-----------------|------|-----------------|-----------------|-----------------|----------------|----------------|-----------------|----------------|----------------|----------------|
|              |     | Plastic<br>PLCC | Ceramic<br>CLCC | 1    | Ceramic<br>CLCC | Plastic<br>PLCC | Ceramic<br>CLCC | Ceramic<br>PGA | Ceramic<br>PGA | Plastic<br>PQFP | Ceramic<br>PGA | Plastic<br>BGA | Ceramic<br>BGA |
| Code         |     | PC44            | WC44            | PC68 | WC68            | PC84            | WC84            | PG84           | PG144          | PQ160           | PG184          | BG225          | WB225          |
|              | -15 | CI              | CI              |      |                 |                 |                 |                |                |                 |                |                |                |
| XC7336       | -12 | CI              | CI              |      |                 |                 |                 |                |                |                 |                |                |                |
| AC/336       | -10 | CI              | CI              |      |                 |                 |                 |                |                |                 |                |                |                |
|              | -7  | С               | С               |      |                 |                 |                 |                |                |                 |                |                |                |

 $C = Commercial = 0^{\circ} \text{ to } +70^{\circ}C$   $I = Industrial = -40^{\circ} \text{ to } 85^{\circ}C$ 

X5276



# XC7354 54-Macrocell CMOS EPLD

### **Preliminary Product Specifications**

#### **Features**

- · High-Performance EPLD
  - 10 ns pin-to-pin delay
  - 100 MHz maximum clock frequency
- · Advanced Dual-Block architecture
  - Two Fast Function Blocks
  - Four High-Density Function Blocks
- · 100% interconnect matrix
- · High-Speed arithmetic carry network
  - 1 ns ripple-carry delay per bit
  - 48 MHz 18-bit accumulators
- 54 Macrocells with programmable I/O architecture
- Up to 54 inputs programmable as direct, latched, or registered
- 18 outputs with 24 mA drive
- 3.3 V or 5 V I/O operation
- Meets JEDEC Standard (8-1A) for 3.3 V ±0.3 V
- · Power management options
- · Multiple security bits for design protection
- · 44- and 68-pin leaded chip carrier package

#### **General Description**

The XC7354 is a member of the Xilinx Dual-Block EPLD family. It consists of two Fast Function Blocks and four-High-Density Function Blocks interconnected by a central Universal Interconnect Matrix (UIM).

The six Function Blocks in the XC7354 (Figure 1) are PAL-like structures, complete with programmable product term arrays and programmable multilevel Macrocells. Each Function Block receives 24 inputs, contains nine Macrocells configurable for registered or combinatorial logic and produces nine outputs which feedback to the UIM.

The Universal Interconnect Matrix connects the Function Blocks to each other and to all input pins, providing 100% connectivity between the Function Blocks. This allows logic functions to be mapped into the Function Blocks and interconnected without routing restrictions.

Xilinx development software (XEPLD) supports all members of XC7300 family. The designer can create, implement, and verify digital logic circuits for EPLD devices using the Xilinx XEPLD Development System. Designs can be represented as schematics consisting of XEPLD library components, as behavioral descriptions, or as a mixture of both. The XEPLD translator automatically performs logic optimization, collapsing, mapping and routing without user intervention. After compiling the design, XEPLD translator produces documentation for design analysis and creates a programming file to configure the device.

The following lists some of the XEPLD Development System features.

- Familiar design approach similar to TTL and PLD techniques
- Converts netlist to fuse map in minutes using a 386/ 486 PC or workstation platform
- Interfaces to standard third-party CAE schematics, simulation tools, and behavioral languages
- Timing simulation using Viewsim, OrCAD VST, Mentor, LMC and other tools compatible with the Xilinx Netlist Format (XNF)

The XC7354 device is available in plastic and ceramic leaded chip carriers. Package options include both windowed ceramic for design prototypes and one-time programmable plastic versions for cost-effective production volume.




Figure 1. XC7354 Functional Block Diagram

### **Power Management**

The XC7354 power management scheme allows designers to control on-chip power dissipation by configuring individual Macrocells to operate in high-performance or low-power modes of operation. Unused Macrocells are turned off to minimize power dissipation.

Operating current for each design can be approximated for specific operating conditions using the following equation:

$$I_{CC}$$
 (mA) = MC<sub>HP</sub> (3.0) + MC<sub>LP</sub> (2.6) + MC (0.006 mA/MHz) f

#### Where:

MC<sub>HP</sub> = Macrocells in high-performance mode

MC<sub>LP</sub> = Macrocells in low-power mode

MC = Total number of Macrocells used

f = Clock frequency (MHz)

Figure 2 shows a typical power calculation for the XC7354 device, programmed as three 16-bit counters and operating at the indicated clock frequency.




Figure 2. Typical I<sub>CC</sub> vs Frequency for XC7354

Notice: The information contained in this data sheet pertains to products in the initial production phases of development. These specifications are subject to change without notice. Verify with your local Xilinx sales office that you have the latest data sheet before finalizing a design.

### **Absolute Maximum Ratings**

| Symbol           | Parameter  | Value       | Units |
|------------------|--|-------------|-------|
| V <sub>CC</sub>  | Supply voltage with respect to GND                       | -0.5 to 7.0 | V     |
| V <sub>IN</sub>  | DC Input voltage with respect to GND                     | -0.5 to 7.0 | ٧     |
| V <sub>TS</sub>  | Voltage applied to 3-state output with respect to GND    | -0.5 to 7.0 | ٧     |
| T <sub>STG</sub> | Storage temperature                                      | -65 to +150 | °C    |
| T <sub>SOL</sub> | Maximum soldering temperature (10 s @ 1/16 in. = 1.5 mm) | +260        | °C    |

Warning. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

### **Recommended Operating Conditions**

| Symbol                                    | Parameter  | Min | Max                  | Units |
|---|--|-----|----------------------|-------|
|   | Supply voltage relative to GND @ 5 V Commercial T <sub>A</sub> = 0°C to 70°C     |     | 5.25                 | V     |
| V <sub>CCINT</sub> /<br>V <sub>CCIO</sub> | Supply voltage relative to GND @ 5 V Industrial T <sub>A</sub> = -40° C to 85° C | 4.5 | 5.5                  | ٧     |
|   | Supply voltage relative to GND @ 5 V Military T <sub>C</sub> = -55° C to 125° C  | 4.5 | 5.5                  | ٧     |
| V <sub>CCIO</sub>                         | I/O supply voltage relative to GND @ 3.3 V                                       | 3.0 | 3.6                  | ٧     |
| V <sub>IL</sub>                           | Low-level input voltage  | 0   | 0.8                  | ٧     |
| V <sub>IH</sub>                           | High-level input voltage   | 2.0 | V <sub>CC</sub> +0.3 | ٧     |
| v <sub>o</sub>                            | Output voltage   | 0   | V <sub>CCIO</sub>    | ٧     |

# **DC Characteristics Over Recommended Operating Conditions**

| Symbol                          | Parameter   | Test Conditions  | Min        | Max   | Units |
|---------------------------------|---|--|------------|-------|-------|
| V                               | 5 V TTL High-level output voltage   | I <sub>OH</sub> = -4.0 mA<br>V <sub>CC</sub> = Min   | 2.4        |       | V     |
| V <sub>OH</sub>                 | 3.3 V High-level output voltage   | I <sub>OH</sub> = -3.2 mA<br>V <sub>CC</sub> = Min   | 2.4        |       | ٧     |
| V <sub>OL</sub>                 | 5 V Low-level output voltage  |  |            | 0.5   | v     |
|                                 | 3.3 V Low-level output voltage  | I <sub>OL</sub> = 10 mA (I/O)<br>V <sub>CC</sub> = Min   |            | 0.4   | V     |
| I <sub>IL</sub>                 | Input leakage current   | V <sub>CC</sub> = Max<br>V <sub>IN</sub> = GND or V <sub>CCIO</sub>  |            | ±10.0 | μА    |
| l <sub>oz</sub>                 | Output high-Z leakage current   | V <sub>CC</sub> = Max<br>V <sub>O</sub> = GND or V <sub>CCIO</sub>   |            | ±10.0 | μА    |
| C <sub>IN</sub>                 | Input capacitance for Input and I/O pins                                    | V <sub>IN</sub> = GND<br>f = 1.0 MHz   |            | 10.0  | pF    |
| C <sub>IN</sub>                 | Input capacitance for global control pins (FCLK0, FCLK1, FCLK2, FOE0, FOE1) | V <sub>IN</sub> = GND<br>f = 1.0 MHz   |            | 15.0  | pF    |
| C <sub>OUT</sub> <sup>(1)</sup> | Output capacitance  | V <sub>O</sub> = GND<br>f = 1.0 MHz  |            | 20.0  | pF    |
| I <sub>CC1</sub> <sup>(2)</sup> | Supply Current (low power mode)   | V <sub>IN</sub> = V <sub>CC</sub> or GND<br>V <sub>CCINT</sub> = V <sub>CCIO</sub> = 5 V<br>f = 1.0 MHz @ 25°C | 140 mA Typ |       |       |

Noes: 1. Sample tested

2. Measured with device programmed as three 16-bit counters

# Power-up/Reset Timing Parameters

| Symbol             | Parameter  | Min | Тур | Max | Units |
|--------------------|--|-----|-----|-----|-------|
| t <sub>WMR</sub>   | Master Reset input Low pulse width   | 100 |     |     | ns    |
| t <sub>RESET</sub> | Configuration completion time (to outputs operational) following assertion of Master Reset | 200 |     | 300 | μs    |

### Fast Function Block (FFB) External AC Characteristics3

| Symbol            | Parameter                               | XC7354-10<br>(Com/Ind only) |      | XC7354-12 |      | XC7354-15 |      | Units |
|-------------------|---|-----------------------------|------|-----------|------|-----------|------|-------|
| -                 |   | Min                         | Max  | Min       | Max  | Min       | Max  |       |
| f <sub>CF</sub>   | Max count frequency (1, 2)              | 100.0                       |      | 80.0      |      | 66.7      |      | MHz   |
| t <sub>SUF</sub>  | Fast input setup time before FCLK ↑ (1) | 5.0                         |      | 6.0       |      | 7.0       |      | ns    |
| t <sub>HF</sub>   | Fast input hold time after FCLK ↑       | 0                           |      | 0         |      | 0         |      | ns    |
| t <sub>COF</sub>  | FCLK ↑ to output valid                  |                             | 8.0  |           | 9.0  |           | 12.0 | ns    |
| t <sub>PDFO</sub> | Fast input to output valid (1, 2)       |                             | 10.0 |           | 12.0 |           | 15.0 | ns    |
| t <sub>PDFU</sub> | I/O to output valid (1, 2)              |                             | 16.0 |           | 19.0 |           | 23.0 | ns    |
| t <sub>CWF</sub>  | Fast clock pulse width                  | 5.0                         |      | 5.5       |      | 6.0       |      | ns    |

# High-Density Function Block (FB) External AC Characteristics

|                  |  | XC7354-10<br>(Com/Ind only) |      | XC7354-12 |      | XC7354-15 |      | Units |
|------------------|--|-----------------------------|------|-----------|------|-----------|------|-------|
| Symbol           | Parameter                                | Min                         | Max  | Min       | Max  | Min       | Max  |       |
| f <sub>C</sub>   | Max count frequency (1, 2)               | 76.9                        |      | 66.7      |      | 55.6      |      | MHz   |
| t <sub>SU</sub>  | I/O setup time before FCLK ↑ (1, 2)      | 13.0                        |      | 15.0      |      | 18.0      |      | ns    |
| t <sub>H</sub>   | I/O hold time after FCLK ↑               | 0                           |      | 0         |      | 0         |      | ns    |
| t <sub>co</sub>  | FCLK ↑ to output valid                   |                             | 10.0 |           | 12.0 |           | 15.0 | ns    |
| t <sub>PSU</sub> | I/O setup time before p-term clock 1 (2) | 6.0                         |      | 7.0       |      | 9.0       |      | ns    |
| t <sub>PH</sub>  | I/O hold time after p-term clock ↑       | 0                           |      | 0         |      | 0         |      | ns    |
| t <sub>PCO</sub> | P-term clock ↑ to output valid           |                             | 17.0 |           | 20.0 |           | 24.0 | ns    |
| t <sub>PD</sub>  | I/O to output valid (1, 2)               |                             | 22.0 |           | 27.0 |           | 32.0 | ns    |
| t <sub>CW</sub>  | Fast clock pulse width                   | 5.0                         |      | 5.5       |      | 6.0       |      | ns    |
| t <sub>PCW</sub> | P-term clock pulse width                 | 6.0                         |      | 7.5       |      | 8.5       |      | ns    |

Notes: 1. This parameter is given for the high-performance mode. In low-power mode, this parameter is increased due to additional logic delay of t<sub>FLOGILP</sub> – t<sub>FLOGI</sub> or t<sub>LOGILP</sub> – t<sub>LOGI</sub>.

2. Specifications account for logic paths that use the maximum number of available product terms for a given Macrocell.

<sup>3.</sup> AC test load used for all parameters except where noted.

# Fast Function Block (FFB) Internal AC Characteristics

| Symbol               |                                     | XC7354-10<br>(Com/ind only) |     | XC7354-12 |     | XC7354-15 |     | Units |
|----------------------|-------------------------------------|-----------------------------|-----|-----------|-----|-----------|-----|-------|
|                      | Parameter                           | Min                         | Max | Min       | Max | Min       | Max |       |
| t <sub>FLOGI</sub>   | FFB logic array delay (2)           |                             | 1.5 |           | 2.0 |           | 2.0 | ns    |
| t <sub>FLOGILP</sub> | Low-power FFB logic array delay (2) |                             | 5.5 |           | 7.0 |           | 8.0 | ns    |
| t <sub>FSUI</sub>    | FFB register setup time             | 2.5                         |     | 3.0       |     | 4.0       |     | ns    |
| t <sub>FHI</sub>     | FFB register hold time              | 2.5                         |     | 3.0       |     | 3.0       |     | ns    |
| t <sub>FCOI</sub>    | FFB register clock-to-output delay  |                             | 1.0 |           | 1.0 |           | 1.0 | ns    |
| t <sub>FPDI</sub>    | FFB register pass through delay     |                             | 0.5 |           | 1.0 |           | 1.0 | ns    |
| t <sub>FAOI</sub>    | FFB register async. set delay       |                             | 2.5 |           | 3.0 |           | 4.0 | ns    |
| t <sub>PTXI</sub>    | FFB p-term assignment delay         |                             | 1.0 |           | 1.2 |           | 1.5 | ns    |
| t <sub>FFD</sub>     | FFB feedback delay                  |                             | 5.0 |           | 6.5 |           | 8.0 | ns    |

### High-Density Function Block (FB) Internal AC Characteristics

|                     |   | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | 354-10<br>Ind only) | XC7354-12 |     | XC7354-15 |      | Units |
|---------------------|---|---|---------------------|-----------|-----|-----------|------|-------|
| Symbol              | Parameter   | Min                                     | Max                 | Min       | Max | Min       | Max  |       |
| t <sub>LOGI</sub>   | FB logic array delay (2)  |   | 3.5                 |           | 4.0 |           | 5.0  | ns    |
| tLOGILP             | Low power FB logic delay (2)  |   | 7.5                 |           | 9.0 |           | 11.0 | ns    |
| t <sub>SUI</sub>    | FB register setup time  | 2.5                                     |                     | 3.0       |     | 4.0       |      | ns    |
| t <sub>HI</sub>     | FB register hold time   | 3.5                                     |                     | 4.0       |     | 5.0       |      | ns    |
| t <sub>COI</sub>    | FB register clock-to-output delay                                       |   | 1.0                 |           | 1.0 |           | 1.0  | ns    |
| t <sub>PDI</sub>    | FB register pass through delay  |   | 2.5                 |           | 4.0 |           | 4.0  | ns    |
| t <sub>AOI</sub>    | FB register async. set/reset delay                                      |   | 3.0                 |           | 4.0 |           | 5.0  | ns    |
| t <sub>RA</sub>     | Set/reset recovery time before FCLK ↑                                   | 16.0                                    |                     | 18.0      |     | 21.0      |      | ns    |
| t <sub>HA</sub>     | Set/reset hold time after FCLK ↑  | 0                                       |                     | 0         |     | 0         |      | ns    |
| t <sub>PRA</sub>    | Set/reset recovery time before p-term clock ↑                           | 10.0                                    |                     | 12.0      |     | 15.0      |      | ns    |
| t <sub>PHA</sub>    | Set/reset hold time after p-term clock ↑                                | 6.0                                     |                     | 8.0       |     | 9.0       |      | ns    |
| t <sub>PCI</sub>    | FB p-term clock delay   |   | 0                   |           | 0   |           | 0    | ns    |
| t <sub>OEI</sub>    | FB p-term output enable delay   |   | 4.0                 |           | 5.0 |           | 7.0  | ns    |
| t <sub>CARY8</sub>  | ALU carry delay within 1 FB (3)   |   | 6.0                 |           | 8.0 |           | 12.0 | ns    |
| t <sub>CARYFB</sub> | Carry lookahead delay per additional<br>Functional Block <sup>(3)</sup> |   | 1.5                 |           | 2.0 |           | 3.0  | ns    |

Notes: 2. Specifications account for logic paths that use the maximum number of available product terms for a given Macrocell.

<sup>3.</sup> Arithmetic carry delays are measured as the increase in required set-up time to adjacent Macrocell(s) for adder with registered outputs.


### I/O Block External AC Characteristics

|                     |   | XC7354-10<br>(Com/Ind only) |     | XC73 | 54-12 | XC7354-15 |     |       |
|---------------------|---|-----------------------------|-----|------|-------|-----------|-----|-------|
| Symbol              | Parameter   | Min                         | Max | Min  | Max   | Min       | Max | Units |
| f <sub>IN</sub>     | Max pipeline frequency (input register to FFB or FB register) (2) | 76.9                        |     | 66.7 |       | 55.6      |     | MHz   |
| t <sub>SUIN</sub>   | Input register/latch setup time before FCLK ↑                     | 5.0                         | -   | 6.0  |       | 7.0       |     | ns    |
| t <sub>HIN</sub>    | Input register/latch hold time after FCLK ↑                       | 0                           |     | 0    |       | 0         |     | ns    |
| t <sub>COIN</sub>   | FCLK ↑ to input register/latch output                             |                             | 3.5 |      | 4.0   |           | 5.0 | ns    |
| t <sub>CESUIN</sub> | Clock enable setup time before FCLK ↑                             | 7.0                         |     | 8.0  |       | 10.0      |     | ns    |
| t <sub>CEHIN</sub>  | Clock enable hold time after FCLK ↑                               | 0                           |     | 0    |       | 0         |     | ns    |
| tcwnin              | FCLK pulse width high time  | 5.0                         |     | 5.5  |       | 6.0       |     | ns    |
| t <sub>CWLIN</sub>  | FCLK pulse width low time   | 5.0                         |     | 5.5  |       | 6.0       |     | ns    |

### **Internal AC Characteristics**

| Symbol             | Parameter                               | XC7354-10<br>(Com/Ind only) |      | XC7354-12 |      | XC7354-15                                      |      |       |
|--------------------|---|-----------------------------|------|-----------|------|--|------|-------|
|                    |   | Min                         | Max  | Min       | Max  | Min  | Max  | Units |
| t <sub>IN</sub>    | Input pad and buffer delay              |                             | 3.5  |           | 4.0  |  | 5.0  | ns    |
| t <sub>FOUT</sub>  | FFB output buffer and pad delay         |                             | 4.5  |           | 5.0  |  | 7.0  | ns    |
| tout               | FB output buffer and pad delay          |                             | 6.5  |           | 8.0  |  | 10.0 | ns    |
| t <sub>UIM</sub>   | Universal Interconnect Matrix delay     |                             | 6.0  |           | 7.0  | AMERICA AND DESCRIPTION OF THE PROPERTY OF THE | 8.0  | ns    |
| t <sub>FOE</sub>   | Fast output enable/disable buffer delay |                             | 10.0 |           | 12.0 |  | 15.0 | ns    |
| t <sub>FCLKI</sub> | Fast clock buffer delay                 |                             | 2.5  |           | 3.0  |  | 4.0  | ns    |

Note: 2. Specifications account for logic paths that use the maximum number of available product terms for a given Macrocell.



| Output Type | V <sub>CCIO</sub> | V <sub>TEST</sub> | R <sub>1</sub> | R <sub>2</sub> | CL    |
|-------------|-------------------|-------------------|----------------|----------------|-------|
| FO          | 5.0 V             | 5.0 V             | 160 Ω          | 120 Ω          | 35 pF |
|             | 3.3 V             | 3.3 V             | 260 Ω          | 360 Ω          | 35 pF |

X3491

Figure 3. AC Load Circuit

### XC7354 Pinouts

| 68 LCC | 44 LCC | Pin Description    |
|--------|--------|--------------------|
| 1      | 1      | I/FI/ MR           |
| 2      | 2      | l/FI               |
| 3      | 3      | I/FI               |
| 4      | -      | I/FO               |
| 5      | 4      | I/FI               |
| 6      | -      | I/O/FI             |
| 7      | -      | GND                |
| 8      | 5      | O/FCLK0            |
| 9      | 6      | O/FCLK1            |
| 10     | _      | O/FCLK2            |
| 11     | 7      | I/FI               |
| 12     | 8      | I/FO               |
| 13     | 9      | I/FO               |
| 14     | 10     | GND                |
| 15     | 11     | I/FO               |
| 16     | -      | 1/0                |
| 17     | 12     | I/FO               |
| 18     | _      | 1/0                |
| 19     | 13     | I/FO               |
| 20     | _      | V <sub>CCIO</sub>  |
| 21     | 14     | I/FO               |
| 22     | 15     | I/FO               |
| 23     | 16     | I/FO               |
| 24     | -      | I/O/FI             |
| 25     | 17     | I/O/FI             |
| 26     | -      | I/O/FI             |
| 27     | 18     | I/O/FI             |
| 28     | 19     | I/O/FI             |
| 29     | 20     | I/O/FI             |
| 30     | 21     | V <sub>CCINT</sub> |
| 31     | 22     | I/O/FI             |
| 32     | -      | 1/0                |
| 33     | -      | 1/0                |
| 34     | 23     | GND                |


| 68 LCC | 44 LCC | Pin Description                     |
|--------|--------|-------------------------------------|
| 35     | _      | 1/0                                 |
| 36     | 24     | I/O/FI                              |
| 37     | _      | I/O                                 |
| 38     | -      | I/O                                 |
| 39     | 25     | I/O/FI                              |
| 40     | 26     | I/O/FI                              |
| 41     | _      | GND                                 |
| 42     | 27     | I/O/FI                              |
| 43     | 28     | I/FI                                |
| 44     | _      | I/O/FI                              |
| 45     | -      | I/O/FI                              |
| 46     | 29     | I/FO                                |
| 47     | _      | I/O/FI                              |
| 48     | 30     | I/FO                                |
| 49     | 31     | GND                                 |
| 50     | 32     | V <sub>CCIO</sub>                   |
| 51     | 33     | I/FO                                |
| 52     | 34     | I/FO                                |
| 53     | _      | 1/0                                 |
| 54     | -      | 1/0                                 |
| 55     | 35     | I/FO                                |
| 56     | 36     | I/FO                                |
| 57     | 37     | I/FO                                |
| 58     | 38     | I/FO                                |
| 59     | _      | V <sub>CCINT</sub>                  |
| 60     | 39     | O/CKEN0                             |
| 61     | -      | O/CKEN1                             |
| 62     | 40     | O/FOE0                              |
| 63     | 41     | V <sub>CCINT</sub> /V <sub>PP</sub> |
| 64     | -      | O/FOE1                              |
| 65     | 42     | I/FI                                |
| 66     | _      | I/FO                                |
| 67     | 43     | I/FI                                |
| 68     | 44     | I/FI                                |

For a detailed description of the device architecture, see the XC7300 CMOS EPLD Family data sheet, page 3-1 through 3-7.

For a detailed description of the device timing, see pages 3-9, 3-10 and 3-24 through 3-26.

For package physical dimensions and thermal data, see Section 5.

### **Ordering Information**



### **Speed Options**

-15 15 ns pin-to-pin delay

-12 12 ns pin-to-pin delay

-10 10 ns pin-to-pin delay (commerial and industrial only)

### **Packaging Options**

PC44 44-Pin Plastic Leaded Chip Carrier

WC44 44-Pin Windowed Ceramic Leaded Chip Carrier

PC68 68-Pin Plastic Leaded Chip Carrier

WC68 68-Pin Windowed Ceramic Leaded Chip Carrier

#### **Temperature Options**

C Commercial 0°C to 70°C I Industrial -40°C to 85°C

M Military -55°C to 125°C (Case)

#### **Component Availability**

| Pins   |     | 44              |                 | 68              |                 | 84              |                 | 144            | 160            | 184             | 225            |                |                |
|--------|-----|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|-----------------|----------------|----------------|----------------|
| Туре   |     | Plastic<br>PLCC | Ceramic<br>CLCC | Plastic<br>PLCC | Ceramic<br>CLCC | Plastic<br>PLCC | Ceramic<br>CLCC | Ceramic<br>PGA | Ceramic<br>PGA | Plastic<br>PQFP | Ceramic<br>PGA | Plastic<br>BGA | Ceramic<br>BGA |
| Code   |     | PC44            | WC44            | PC68            | WC68            | PC84            | WC84            | PG84           | PG144          | PQ160           | PG184          | BG225          | WB225          |
|        | -15 | CI              | CI              | CI              | CI              |                 |                 |                |                |                 |                |                |                |
| XC7354 | -12 | CI              | CI              | CI              | CI              |                 |                 |                |                |                 |                |                |                |
|        | -10 | CI              | CI              | CI              | CI              |                 |                 |                |                |                 |                |                |                |

X5277

# XILINX<sup>®</sup>

# XC7372 72-Macrocell CMOS EPLD

### **Preliminary Product Specifications**

#### **Features**

- · High-Performance EPLD
  - 10 ns pin-to-pin delay
  - 100 MHz maximum clock frequency
- · Advanced Dual-Block architecture
  - Two Fast Function Blocks
  - Six High-Density Function Blocks
- 100% interconnect matrix
- · High-Speed arithmetic carry network
  - 1 ns ripple-carry delay per bit
  - 46 MHz 18-bit accumulators
- 72 Macrocells with programmable I/O architecture
- Up to 90 inputs programmable as direct, latched, or registered
- · 18 outputs with 24 mA drive
- 3.3 V or 5 V I/O operation
- Meets JEDEC Standard (8-1A) for 3.3 V ±0.3 V
- · Power management options
- · Multiple security bits for design protection
- 68-, 84-pin leaded chip carrier and 84-pin Pin-Grid-Array packages

#### **General Description**

The XC7372 is a member of the Xilinx Dual-Block EPLD family. It consists of two Fast Function Blocks and six High-Density Function Blocks interconnected by a central Universal Interconnect Matrix (UIM).

The eight Function Blocks in the XC7372 (Figure 1) are PAL-like structures, complete with programmable product term arrays and programmable multilevel Macrocells. Each Function Block receives 24 inputs, contains nine Macrocells configurable for registered or combinatorial logic and produces nine outputs which feedback to the UIM

The Universal Interconnect Matrix connects the Function Blocks to each other and to all input pins, providing 100% connectivity between the Function Blocks. This allows

logic functions to be mapped into the Function Blocks and interconnected without routing restrictions.

The XC7372 device is designed in  $0.8\mu$  CMOS EPROM technology.

In addition, the XC7372 includes a programmable power management feature to specify high-performance or low-power operation on an individual Macrocell-by-Macrocell basis. Unused Macrocells are automatically turned off to minimize power dissipation. Designers can operate speed-critical paths at maximum performance, while non-critical paths dissipate less power.

Xilinx development software (XEPLD) supports all members of the XC7300 family. The designer can create, implement, and verify digital logic circuits for EPLD devices using the Xilinx XEPLD Development System. Designs can be represented as schematics consisting of XEPLD library components, as behavioral descriptions, or as a mixture of both. The XEPLD translator automatically performs logic optimization, collapsing, mapping and routing without user intervention. After compiling the design, XEPLD translator produces documentation for design analysis and creates a programming file to configure the device.

The following lists some of the XEPLD Development System features.

- Familiar design approach similar to TTL and PLD techniques
- Converts netlist to fuse map in minutes using a 386/ 486 PC or workstation platform
- Interfaces to standard third-party CAE schematics, simulation tools, and behavioral languages
- Timing simulation using Viewsim, OrCAD VST, Mentor, LMC and other tools compatible with the Xilinx Netlist Format (XNF)

The XC7372 device is available in plastic and ceramic leaded chip carriers and pin-grid-arrays. Package options include both windowed ceramic for design prototypes and one-time programmable plastic versions for cost-effective production volume.




Figure 1. XC7372 Functional Block Diagram

#### **Power Management**

The XC7372 power management scheme allows designers to control on-chip power dissipation by configuring individual Macrocells to operate in high-performance or low-power modes of operation. Unused Macrocells are turned off to minimize power dissipation.

Operating current for each design can be approximated for specific operating conditions using the following equation:

$$I_{CC}$$
 (mA) = MC<sub>HP</sub> (3.1) + MC<sub>LP</sub> (2.6) + MC (0.012 mA/MHz) f

#### Where:

MC<sub>HP</sub> = Macrocells in high-performance mode

MC<sub>LP</sub> = Macrocells in low-power mode

MC = Total number of Macrocells used

f = Clock frequency (MHz)

Figure 2 shows typical power calculation for the XC7372 programmed as four 16-bit counters and operating at the indicated clock frequency.




Figure 2. Typical  $I_{CC}$  vs Frequency for XC7372

Notice: The information contained in this data sheet pertains to products in the initial production phases of development. These specifications are subject to change without notice. Verify with your local Xilinx sales office that you have the latest data sheet before finalizing a design.

### **Absolute Maximum Ratings**

| Symbol           | Parameter  | Value       | Units |
|------------------|--|-------------|-------|
| V <sub>CC</sub>  | Supply voltage with respect to GND                       | -0.5 to 7.0 | ٧     |
| V <sub>IN</sub>  | DC Input voltage with respect to GND                     | -0.5 to 7.0 | V     |
| V <sub>TS</sub>  | Voltage applied to 3-state output with respect to GND    | -0.5 to 7.0 | V     |
| T <sub>STG</sub> | Storage temperature                                      | -65 to +150 | °C    |
| T <sub>SOL</sub> | Maximum soldering temperature (10 s @ 1/16 in. = 1.5 mm) | +260        | °C    |

Warning. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

### **Recommended Operating Conditions**

| Symbol                                    | Parameter  | Min  | Max                  | Units |
|---|--|------|----------------------|-------|
| V <sub>CCINT</sub> /<br>V <sub>CCIO</sub> | Supply voltage relative to GND @ 5 V Commercial T <sub>A</sub> =0°C to 70°C      | 4.75 | 5.25                 | ٧     |
|   | Supply voltage relative to GND @ 5 V Industrial T <sub>A</sub> = -40° C to 85° C | 4.5  | 5.5                  | V     |
|   | Supply voltage relative to GND @ 5 V Military T <sub>C</sub> = -55° C to 125° C  | 4.5  | 5.5                  | V     |
| V <sub>CCIO</sub>                         | I/O supply voltage relative to GND @ 3.3 V                                       | 3.0  | 3.6                  | V     |
| V <sub>IL</sub>                           | Low-level input voltage  | 0    | 0.8                  | V     |
| V <sub>IH</sub>                           | High-level input voltage   | 2.0  | V <sub>CC</sub> +0.3 | V     |
| Vo  | Output voltage   | 0    | V <sub>CCIO</sub>    | V     |

# **DC Characteristics Over Recommended Operating Conditions**

| Symbol                          | Parameter   | Test Conditions  | Min   | Max    | Units |
|---------------------------------|---|--|-------|--------|-------|
| V                               | 5 V TTL High-level output voltage   | I <sub>OH</sub> = -4.0 mA<br>V <sub>CC</sub> = Min                                 | 2.4   |        | ٧     |
| V <sub>OH</sub>                 | 3.3 V High-level output voltage   | $I_{OH} = -3.2 \text{ mA}$<br>$V_{CC} = \text{Min}$                                | 2.4   |        | ٧     |
| V <sub>OL</sub>                 | 5 V Low-level output voltage  | I <sub>OL</sub> = 24 mA (I/O)<br>I <sub>OL</sub> = 12 mA,<br>V <sub>CC</sub> = Min |       | 0.5    | ٧     |
|                                 | 3.3 V Low-level output voltage  | I <sub>OL</sub> = 10 mA<br>V <sub>CC</sub> = Min                                   |       | 0.4    | ٧     |
| I <sub>IL</sub>                 | Input leakage current   | $V_{CC} = Max$<br>$V_{IN} = GND \text{ or } V_{CCIO}$                              |       | ±10.0  | μА    |
| l <sub>oz</sub>                 | Output high-Z leakage current   | $V_{CC} = Max$<br>$V_{O} = GND \text{ or } V_{CCIO}$                               |       | ±10.0  | μА    |
| C <sub>IN</sub>                 | Input capacitance for Input and I/O pins                                    | V <sub>IN</sub> = GND<br>f = 1.0 MHz   | 400   | 10.0   | pF    |
| C <sub>IN</sub>                 | Input capacitance for global control pins (FCLK0, FCLK1, FCLK2, FOE0, FOE1) | V <sub>IN</sub> = GND<br>f = 1.0 MHz   |       | 15.0   | pF    |
| C <sub>OUT</sub> <sup>(1)</sup> | Output capacitance  | V <sub>O</sub> = GND<br>f = 1.0 MHz  |       | 20.0   | pF    |
| I <sub>CC1</sub> <sup>(2)</sup> | Supply Current (low power mode)   | $V_{IN} = V_{CC}$ or GND $V_{CCINT} = V_{CCIO} = 5 \text{ V}$ f = 1.0 MHz @ 25°C   | 187 n | пА Тур |       |

# **Power-up/Reset Timing Parameters**

| Symbol             | Parameter  | Min | Тур | Max | Units |
|--------------------|--|-----|-----|-----|-------|
| t <sub>WMR</sub>   | Master Reset input Low pulse width   | 100 |     |     | ns    |
| t <sub>RESET</sub> | Configuration completion time (to outputs operational) following assertion of Master Reset |     |     | 300 | μѕ    |

Notes: 1. Sample tested
2. Measured with device programmed as four 16-bit counters

### Fast Function Block (FFB) External AC Characteristics

| Symbol            | Parameter                               | 1     | 372-10<br>nd only) | XC7372-12 |      | XC7372-15 |      | Units |
|-------------------|---|-------|--------------------|-----------|------|-----------|------|-------|
| •                 |   | Min   | Max                | Min       | Max  | Min       | Max  |       |
| f <sub>CF</sub>   | Max count frequency (1, 2)              | 100.0 |                    | 80.0      |      | 66.7      |      | MHz   |
| t <sub>SUF</sub>  | Fast input setup time before FCLK ↑ (1) | 5.0   |                    | 6.0       |      | 7.0       |      | ns    |
| t <sub>HF</sub>   | Fast input hold time after FCLK ↑       | 0     |                    | 0         |      | 0         |      | ns    |
| t <sub>COF</sub>  | FCLK ↑ to output valid                  |       | 8.0                |           | 9.0  |           | 12.0 | ns    |
| t <sub>PDFO</sub> | Fast input to output valid (1, 2)       |       | 10.0               |           | 12.0 |           | 15.0 | ns    |
| t <sub>PDFU</sub> | I/O to output valid (1, 2)              |       | 17.0               |           | 20.0 |           | 24.0 | ns    |
| t <sub>CWF</sub>  | Fast clock pulse width                  | 5.0   |                    | 5.5       |      | 6.0       |      | ns    |

# High-Density Function Block (FB) External AC Characteristics

|                  |  | XC7372-10<br>(Com/ind only) |      | XC7372-12 |      | XC7372-15 |      | Units |
|------------------|--|-----------------------------|------|-----------|------|-----------|------|-------|
| Symbol           | Parameter                                | Min                         | Max  | Min       | Max  | Min       | Max  | 1     |
| f <sub>C</sub>   | Max count frequency (1, 2)               | 71.4                        |      | 62.5      |      | 52.6      |      | MHz   |
| t <sub>SU</sub>  | I/O setup time before FCLK ↑ (1, 2)      | 14.0                        |      | 16.0      |      | 19.0      |      | ns    |
| t <sub>H</sub>   | I/O hold time after FCLK ↑               | 0                           |      | 0         |      | 0         |      | ns    |
| t <sub>CO</sub>  | FCLK ↑ to output valid                   |                             | 10.0 |           | 12.0 |           | 15.0 | ns    |
| t <sub>PSU</sub> | I/O setup time before p-term clock 1 (2) | 6.0                         |      | 7.0       |      | 9.0       |      | ns    |
| t <sub>PH</sub>  | I/O hold time after p-term clock 1       | 0                           |      | 0         |      | 0         |      | ns    |
| t <sub>PCO</sub> | P-term clock ↑ to output valid           |                             | 18.0 |           | 21.0 |           | 25.0 | ns    |
| t <sub>PD</sub>  | I/O to output valid (1, 2)               |                             | 23.0 |           | 28.0 |           | 33.0 | ns    |
| t <sub>CW</sub>  | Fast clock pulse width                   | 5.0                         |      | 5.5       |      | 6.0       |      | ns    |
| t <sub>PCW</sub> | P-term clock pulse width                 | 6.0                         |      | 7.5       |      | 8.5       |      | ns    |

Notes: 1. This parameter is given for the high-performance mode. In low-power mode, this parameter is increased due to additional logic delay of t<sub>FLOGILP</sub> – t<sub>FLOGI</sub> or t <sub>LOGILP</sub> – t<sub>LOGI</sub>.

2. Specifications account for logic paths that use the maximum number of available product terms for a given Macrocell.

<sup>3.</sup> AC test load used for all parameters except where noted.

# Fast Function Block (FFB) Internal AC Characteristics

|                      |                                     | XC7372-10<br>(Com/Ind only) |     | XC7372-12 |     | XC7372-15 |     | Units |
|----------------------|-------------------------------------|-----------------------------|-----|-----------|-----|-----------|-----|-------|
| Symbol               | Parameter                           | Min                         | Max | Min       | Max | Min       | Max |       |
| t <sub>FLOGI</sub>   | FFB logic array delay (2)           |                             | 1.5 |           | 2.0 |           | 2.0 | ns    |
| t <sub>FLOGILP</sub> | Low-power FFB logic array delay (2) |                             | 5.5 |           | 7.0 |           | 8.0 | ns    |
| t <sub>FSUI</sub>    | FFB register setup time             | 2.5                         |     | 3.0       |     | 4.0       |     | ns    |
| t <sub>FHI</sub>     | FFB register hold time              | 2.5                         |     | 3.0       |     | 3.0       |     | ns    |
| t <sub>FCOI</sub>    | FFB register clock-to-output delay  |                             | 1.0 |           | 1.0 |           | 1.0 | ns    |
| t <sub>FPDI</sub>    | FFB register pass through delay     |                             | 0.5 |           | 1.0 |           | 1.0 | ns    |
| t <sub>FAOI</sub>    | FFB register async. set delay       |                             | 2.5 |           | 3.0 |           | 4.0 | ns    |
| t <sub>PTXI</sub>    | FFB p-term assignment delay         |                             | 1.0 |           | 1.2 |           | 1.5 | ns    |
| t <sub>FFD</sub>     | FFB feeback delay                   |                             | 5.0 |           | 6.5 |           | 8.0 | ns    |

### High-Density Function Block (FB) Internal AC Characteristics

|                     |   | 1    | 372-10<br>nd only) | XC73 | 72-12 | XC73 | 372-15 | Units |
|---------------------|---|------|--------------------|------|-------|------|--------|-------|
| Symbol              | Parameter   | Min  | Max                | Min  | Max   | Min  | Max    |       |
| t <sub>LOGI</sub>   | FB logic array delay (2)  |      | 3.5                |      | 4.0   |      | 5.0    | ns    |
| tLOGILP             | Low power FB logic delay (2)  |      | 7.5                |      | 9.0   |      | 11.0   | ns    |
| t <sub>SUI</sub>    | FB register setup time  | 2.5  |                    | 3.0  |       | 4.0  |        | ns    |
| t <sub>HI</sub>     | FB register hold time   | 3.5  |                    | 4.0  |       | 5.0  |        | ns    |
| t <sub>COI</sub>    | FB register clock-to-output delay                                       |      | 1.0                |      | 1.0   |      | 1.0    | ns    |
| t <sub>PDI</sub>    | FB register pass through delay  |      | 2.5                |      | 4.0   |      | 4.0    | ns    |
| t <sub>AOI</sub>    | FB register async. set/reset delay                                      |      | 3.0                |      | 4.0   |      | 5.0    | ns    |
| t <sub>RA</sub>     | Set/reset recovery time before FCLK ↑                                   | 17.0 |                    | 19.0 |       | 22.0 |        | ns    |
| t <sub>HA</sub>     | Set/reset hold time after FCLK ↑  | 0    |                    | 0    |       | 0    |        | ns    |
| t <sub>PRA</sub>    | Set/reset recovery time before p-term clock ↑                           | 10.0 |                    | 12.0 |       | 15.0 |        | ns    |
| t <sub>PHA</sub>    | Set/reset hold time after p-term clock ↑                                | 6.0  |                    | 8.0  |       | 9.0  |        | ns    |
| t <sub>PCI</sub>    | FB p-term clock delay   |      | 0                  |      | 0     |      | 0      | ns    |
| t <sub>OEI</sub>    | FB p-term output enable delay   |      | 4.0                |      | 5.0   |      | 7.0    | ns    |
| t <sub>CARY8</sub>  | ALU carry delay within 1 FB (3)   |      | 6.0                |      | 8.0   |      | 12.0   | ns    |
| <sup>t</sup> CARYFB | Carry lookahead delay per additional<br>Functional Block <sup>(3)</sup> |      | 1.5                |      | 2.0   |      | 3.0    | ns    |

Notes: 2. Specifications account for logic paths that use the maximum number of available product terms for a given Macrocell.

Arithmetic carry delays are measured as the increase in required set-up time to adjacent Macrocell(s) for adder with registered outputs.


### I/O Block External AC Characteristics

|                     |   | XC7372-10<br>(Com/Ind only) |     | XC7372-12 |     | XC7372-15 |     |       |
|---------------------|---|-----------------------------|-----|-----------|-----|-----------|-----|-------|
| Symbol              | Parameter   | Min                         | Max | Min       | Max | Min       | Max | Units |
| f <sub>IN</sub>     | Max pipeline frequency (input register to FFB or FB register) (2) | 71.4                        |     | 62.5      |     | 52.6      |     | MHz   |
| t <sub>SUIN</sub>   | Input register/latch setup time before FCLK ↑                     | 5.0                         |     | 6.0       |     | 7.0       |     | ns    |
| t <sub>HIN</sub>    | Input register/latch hold time after FCLK ↑                       | 0                           |     | 0         |     | 0         |     | ns    |
| t <sub>COIN</sub>   | FCLK ↑ to input register/latch output                             |                             | 3.5 |           | 4.0 |           | 5.0 | ns    |
| t <sub>CESUIN</sub> | Clock enable setup time before FCLK ↑                             | 7.0                         |     | 8.0       |     | 10.0      |     | ns    |
| t <sub>CEHIN</sub>  | Clock enable hold time after FCLK ↑                               | 0                           |     | 0         |     | 0         |     | ns    |
| t <sub>CWHIN</sub>  | FCLK pulse width high time  | 5.0                         |     | 5.5       |     | 6.0       |     | ns    |
| t <sub>CWLIN</sub>  | FCLK pulse width low time   | 5.0                         |     | 5.5       |     | 6.0       |     | ns    |

### **Internal AC Characteristics**

|                    |   |     | 372-10<br>nd only) | XC7372-12 |      | XC7372-15 |      |       |
|--------------------|---|-----|--------------------|-----------|------|-----------|------|-------|
| Symbol             | Parameter                               | Min | Max                | Min       | Max  | Min       | Max  | Units |
| t <sub>IN</sub>    | Input pad and buffer delay              |     | 3.5                |           | 4.0  |           | 5.0  | ns    |
| t <sub>FOUT</sub>  | FFB output buffer and pad delay         |     | 4.5                |           | 5.0  |           | 7.0  | ns    |
| t <sub>OUT</sub>   | FB output buffer and pad delay          |     | 6.5                |           | 8.0  |           | 10.0 | ns    |
| t <sub>UIM</sub>   | Universal Interconnect Matrix delay     |     | 7.0                |           | 8.0  |           | 9.0  | ns    |
| t <sub>FOEI</sub>  | Fast output enable/disable buffer delay |     | 10.0               |           | 12.0 |           | 15.0 | ns    |
| t <sub>FCLKI</sub> | Fast clock buffer delay                 |     | 2.5                |           | 3.0  |           | 4.0  | ns    |

Note: 2. Specifications account for logic paths that use the maximum number of available product terms for a given Macrocell.



| Output Type | V <sub>CCIO</sub> | V <sub>TEST</sub> | R <sub>1</sub> | R <sub>2</sub> | CL    |
|-------------|-------------------|-------------------|----------------|----------------|-------|
| FO          | 5.0 V             | 5.0 V             | 160 Ω          | 120 Ω          | 35 pF |
| 1           | 3.3 V             | 3.3 V             | 260 Ω          | 360 Ω          | 35 pF |

Figure 3. AC Load Circuit

### XC7372 Pinouts

| 84 LCC | 68 LCC | Pin Description    |
|--------|--------|--------------------|
| 1      | 1      | MR                 |
| 2      | 2      | I/FI               |
| 3      | 3      | I/FI               |
| 4      | 4      | I/FI               |
| 5      | 5      | I/FI               |
| 6      | 6      | I/FI               |
| 7      | -      | I/FI               |
| 8      | 7      | GND                |
| 9      | 8      | O/FCLK0            |
| 10     | 9      | O/FCLK1            |
| 11     | -      | I/O/FI             |
| 12     | 10     | O/FCLK2            |
| 13     | 11     | FO                 |
| 14     | 12     | FO                 |
| 15     | 13     | FO                 |
| 16     | 14     | GND                |
| 17     | 15     | FO                 |
| 18     | 16     | FO                 |
| 19     | 17     | FO                 |
| 20     | 18     | FO                 |
| 21     | 19     | FO                 |
| 22     | 20     | V <sub>CCIO</sub>  |
| 23     | -      | I/O                |
| 24     | _      | I/O                |
| 25     | -      | I/O                |
| 26     | 21     | 1/0                |
| 27     | -      | GND                |
| 28     | 22     | I/O/FI             |
| 29     | 23     | I/OFI              |
| 30     | 24     | I/O/FI             |
| 31     | 25     | I/O                |
| 32     | 26     | I/O                |
| 33     | 27     | I/O                |
| 34     | -      | I/O                |
| 35     | -      | I/O                |
| 36     | 28     | I/O                |
| 37     | 29     | I/O                |
| 38     | 30     | V <sub>CCINT</sub> |
| 39     | 31     | I/O                |
| 40     | 32     | I/O/FI             |
| 41     | 33     | I/O/FI             |
| 42     | 34     | GND                |


| 84 LCC | 68 LCC | Pin Description                     |
|--------|--------|-------------------------------------|
| 43     | 35     | I/O/FI                              |
| 44     | 36     | I/O                                 |
| 45     | 37     | I/O                                 |
| 46     | 38     | I/O                                 |
| 47     | 39     | I/O                                 |
| 48     | 40     | 1/0                                 |
| 49     | 41     | GND                                 |
| 50     | 42     | I/O                                 |
| 51     | _      | I/O                                 |
| 52     | _      | I/O                                 |
| 53     | 43     | I/OFI                               |
| 54     | 44     | I/O/FI                              |
| 55     | 45     | I/O/FI                              |
| 56     | 46     | I/O                                 |
| 57     | 47     | I/O                                 |
| 58     | -      | I/O                                 |
| 59     | 48     | I/O                                 |
| 60     | 49     | GND                                 |
| 61     | -      | I/O/FI                              |
| 62     | -      | I/O/FI                              |
| 63     | -      | I/O/FI                              |
| 64     | 50     | V <sub>CCIO</sub>                   |
| 65     | 51     | FO                                  |
| 66     | 52     | FO                                  |
| 67     | 53     | FO                                  |
| 68     | 54     | FO                                  |
| 69     | 55     | FO                                  |
| 70     | 56     | FO                                  |
| 71     | 57     | FO                                  |
| 72     | 58     | FO                                  |
| 73     | 59     | V <sub>CCINT</sub>                  |
| 74     | 60     | O/CKEN0                             |
| 75     | 61     | O/CKEN1                             |
| 76     | 62     | O/FOE0                              |
| 77     | -      | O/FOE1                              |
| 78     | 63     | V <sub>CCINT</sub> /V <sub>PP</sub> |
| 79     | -      | l/FI                                |
| 80     | 64     | l/FI                                |
| 81     | 65     | I/FI                                |
| 82     | 66     | I/FI                                |
| 83     | 67     | I/FI                                |
| 84     | 68     | l/FI                                |

For a detailed description of the device architecture, see the XC7300 CMOS EPLD Family data sheet, page 3-1 through 3-7.

For a detailed description of the device timing, see pages 3-9, 3-10 and 3-34 through 3-36.

For package physical dimensions and thermal data, see Section 5.

### **Ordering Information**



### **Speed Options**

-15 15 ns pin-to-pin delay

-12 12 ns pin-to-pin delay

-10 10 ns pin-to-pin delay (commercial and industrial only)

### **Packaging Options**

PC68 68-Pin Plastic Leaded Chip Carrier

WC68 68-Pin Windowed Ceramic Leaded Chip Carrier

PC84 84-Pin Plastic Leaded Chip Carrier

WC84 84-Pin Windowed Ceramic Leaded Chip Carrier

PG84 84-Pin Ceramic Pin Grid Array

#### **Temperature Options**

C Commercial 0°C to 70°C I Industrial -40°C to 85°C M Military -55°C to 125°C (Case)

#### **Component Availability**

| Pins   | Pins 44 |                 | 68              |                 |                 | 84              |                 |                | 160            | 184             | 225            |                |                |
|--------|---------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|-----------------|----------------|----------------|----------------|
| Туре   |         | Plastic<br>PLCC | Ceramic<br>CLCC | Plastic<br>PLCC | Ceramic<br>CLCC | Plastic<br>PLCC | Ceramic<br>CLCC | Ceramic<br>PGA | Ceramic<br>PGA | Plastic<br>PQFP | Ceramic<br>PGA | Plastic<br>BGA | Ceramic<br>BGA |
| Code   |         | PC44            | WC44            | PC68            | WC68            | PC84            | WC84            | PG84           | PG144          | PQ160           | PG184          | BG225          | WB225          |
|        | -15     |                 |                 | CI              | CI              | CI              | CI              | (CI)           |                |                 |                |                |                |
| XC7372 | -12     |                 |                 | CI              | CI              | CI              | CI              | (CI)           |                |                 |                |                |                |
|        | -10     |                 |                 | CI              | CI              | CI              | CI              | (CI)           |                |                 |                |                |                |

Parenthesis indicate future product plans

X5278



# XC73108 108-Macrocell CMOS EPLD

### **Preliminary Product Specifications**

#### **Features**

- · High-Performance EPLD
  - 12 ns pin-to-pin delay
  - 80 MHz maximum clock frequency
- · Advanced Dual-Block architecture
  - 2 Fast Function Blocks
  - 10 High-Density Function Blocks
- · 100% interconnect matrix
- · High-Speed arithmetic carry network
  - 1 ns ripple-carry delay per bit
  - 42 MHz 18-bit accumulators
- 108 Macrocells with programmable I/O architecture
- Up to 90 inputs programmable as direct, latched, or registered
- · 18 outputs with 24 mA drive
- 3.3 V or 5 V I/O operation
- Meets JEDEC Standard (8-1A) for 3.3 V ±0.3 V
- · Power management options
- · Multiple security bits for design protection
- 84-pin leaded chip carrier, 144-pin pin-grid-array packages, 160-pin plastic quad flat pack and 225-pin ball grid array

#### **General Description**

The XC73108 is a member of the Xilinx Dual-Block EPLD family. It consists of two Fast Function Blocks and ten High-Density Function Blocks interconnected by a central Universal Interconnect Matrix (UIM).

The eight Function Blocks in the XC73108 (Figure 1) are PAL-like structures, complete with programmable product term arrays and programmable multilevel Macrocells. Each Function Block receives 24 inputs, contains nine Macrocells configurable for registered or combinatorial logic and produces nine outputs which feedback to the UIM.

The Universal Interconnect Matrix connects the Function Blocks to each other and to all input pins, providing 100% connectivity between the Function Blocks. This allows

logic functions to be mapped into the Function Blocks and interconnected without routing restrictions.

The XC73108 device is designed in  $0.8\mu$  CMOS EPROM technology.

In addition, the XC73108 includes a programmable power management feature to specify high-performance or low-power operation on an individual Macrocell-by-Macrocell basis. Unused Macrocells are automatically turned off to minimize power dissipation. Designers can operate speed-critical paths at maximum performance, while non-critical paths dissipate less power.

Xilinx development software (XEPLD) supports all members of the XC7300 family. The designer can create, implement, and verify digital logic circuits for EPLD devices using the Xilinx XEPLD Development System. Designs can be represented as schematics consisting of XEPLD library components, as behavioral descriptions, or as a mixture of both. The XEPLD translator automatically performs logic optimization, collapsing, mapping and routing without user intervention. After compiling the design, XEPLD translator produces documentation for design analysis and creates a programming file to configure the device.

The following lists some of the XEPLD Development System features.

- Familiar design approach similar to TTL and PLD techniques
- Converts netlist to fuse map in minutes using a 386/ 486 PC or workstation platform
- Interfaces to standard third-party CAE schematics, simulation tools, and behavioral languages
- Timing simulation using Viewsim, OrCAD VST, Mentor, LMC and other tools compatible with the Xilinx Netlist Format (XNF)

The XC73108 device is available in plastic and ceramic leaded chip carriers, pin-grid-arrays, plastic quad flat packs and ball-grid-array packages. Package options include both windowed ceramic for design prototypes and one-time programmable plastic versions for cost-effective production volume.




Figure 1. XC73108 Functional Block Diagram

### **Power Management**

The XC73108 power management scheme allows designers to control on-chip power dissipation by configuring individual Macrocells to operate in high-performance or low-power modes of operation. Unused Macrocells are turned off to minimize power dissipation.

Operating current for each design can be approximated for specific operating conditions using the following equation:

$$I_{CC}$$
 (mA) = MC<sub>HP</sub> (2.4) + MC<sub>LP</sub> (2.1) + MC (0.015 mA/MHz) f

#### Where:

MC<sub>HP</sub> = Macrocells in high-performance mode

MC<sub>LP</sub> = Macrocells in low-power mode

MC = Total number of Macrocells used

f = Clock frequency (MHz)

Figure 2 shows a typical calculation for the XC73108 device.




Figure 2. Typical I<sub>CC</sub> vs Frequency for XC73108

Notice: The information contained in this data sheet pertains to products in the initial production phases of development. These specifications are subject to change without notice. Verify with your local Xilinx sales office that you have the latest data sheet before finalizing a design.

### **Absolute Maximum Ratings**

| Symbol           | Parameter   | Value       | Units |
|------------------|---|-------------|-------|
| V <sub>CC</sub>  | Supply voltage with respect to GND                      | -0.5 to 7.0 | ٧     |
| V <sub>IN</sub>  | DC Input voltage with respect to GND                    | -0.5 to 7.0 | ٧     |
| $V_{TS}$         | Voltage applied to 3-state output with respect to GND   | -0.5 to 7.0 | ٧     |
| T <sub>STG</sub> | Storage temperature                                     | -65 to +150 | °C    |
| T <sub>SOL</sub> | Maximum soldering temperature (10s @ 1/16 in. = 1.5 mm) | +260        | °C    |

Warning. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

### **Recommended Operating Conditions**

| Symbol               | Parameter   | Min  | Max                  | Units |
|----------------------|---|------|----------------------|-------|
|                      | Supply voltage relative to GND @ 5 VCommercial T <sub>A</sub> = 0° C to 70° C | 4.75 | 5.25                 | ٧     |
| V <sub>CCINT</sub> / | Supply voltage relative to GND @ 5 VIndustrial $T_A = -40^{\circ}$ C to 85° C | 4.5  | 5.5                  | V     |
| V <sub>CCIO</sub>    | Supply voltage relative to GND @ 5 VMilitary $T_C = -55^{\circ}$ C to 125° C  | 4.5  | 5.5                  | V     |
| V <sub>CCIO</sub>    | I/O supply voltage relative to GND @ 3.3 V                                    | 3.0  | 3.6                  | V     |
| V <sub>IL</sub>      | Low-level input voltage   | 0    | 0.8                  | V     |
| V <sub>IH</sub>      | High-level input voltage  | 2.0  | V <sub>CC</sub> +0.3 | ٧     |
| Vo                   | Output voltage  | 0    | V <sub>CCIO</sub>    | V     |

# **DC Characteristics Over Recommended Operating Conditions**

| Symbol                          | Parameter   | Test Conditions   | Min   | Max    | Units |
|---------------------------------|---|---|-------|--------|-------|
| V                               | 5 V TTL High-level output voltage   | I <sub>OH</sub> = -4.0 mA<br>V <sub>CC</sub> = Min  | 2.4   |        | v     |
| V <sub>OH</sub>                 | 3.3 V High-level output voltage   | I <sub>OH</sub> = -3.2 mA<br>V <sub>CC</sub> = Min  | 2.4   |        | V     |
| V <sub>OL</sub>                 | 5 V Low-level output voltage  | $I_{OL}$ = 24 mA (FO)<br>$I_{OL}$ = 12 mA (I/O)<br>$V_{CC}$ = Min                                       |       | 0.5    | v     |
|                                 | 3.3 V Low-level output voltage  | I <sub>OL</sub> = 10 mA<br>V <sub>CC</sub> = Min  |       | 0.4    | V     |
| I <sub>IL</sub>                 | Input leakage current   | $V_{CC} = Max$<br>$V_{IN} = GND \text{ or } V_{CCIO}$   |       | ±10.0  | μА    |
| l <sub>OZ</sub>                 | Output high-Z leakage current   | $V_{CC} = Max$<br>$V_O = GND \text{ or } V_{CCIO}$  |       | ±10.0  | μА    |
| C <sub>IN</sub>                 | Input capacitance for Input and I/O pins                                    | V <sub>IN</sub> = GND<br>f = 1.0 MHz  |       | 10.0   | pF    |
| C <sub>IN</sub>                 | Input capacitance for global control pins (FCLK0, FCLK1, FCLK2, FOE0, FOE1) | V <sub>IN</sub> = GND<br>f = 1.0 MHz  |       | 15.0   | pF    |
| C <sub>OUT</sub> <sup>(1)</sup> | Output capacitance  | V <sub>O</sub> = GND<br>f = 1.0 MHz   |       | 20.0   | pF    |
| I <sub>CC1</sub> <sup>(2)</sup> | Supply Current (low power mode)   | $V_{IN} = V_{CC}$ or GND<br>$V_{CCINT} = V_{CCIO} = 5 V$<br>$f = 1.0 \text{ MHz @ } 25^{\circ}\text{C}$ | 227 r | пА Тур |       |

Notes: 1. Sample tested

# **Power-up/Reset Timing Parameters**

| Symbol             | Parameter  | Min | Тур | Max | Units |
|--------------------|--|-----|-----|-----|-------|
| t <sub>WMR</sub>   | Master Reset input Low pulse width                     | 100 |     |     | ns    |
| t <sub>RESET</sub> | Configuration completion time (to outputs operational) |     |     | 300 | μѕ    |

<sup>2.</sup> Measured with device programmed as six 16-bit counters

### Fast Function Block (FFB) External AC Characteristics

| Symbol            | Parameter                               | 7.0.0.0 |      |      | 73108-12<br>m/Ind Only) XC73108-1 |      | 08-15 | XC73108-20 |      |       |
|-------------------|---|---------|------|------|-----------------------------------|------|-------|------------|------|-------|
| _                 |   | Min     | Max  | Min  | Max                               | Min  | Max   | Min        | Max  | Units |
| f <sub>CF</sub>   | Max count frequency (1, 2)              | 100.0   |      | 80.0 |                                   | 66.7 |       | 50.0       |      | MHz   |
| t <sub>SUF</sub>  | Fast input setup time before FCLK ↑ (1) | 5.0     |      | 6.0  |                                   | 7.0  |       | 10.0       |      | ns    |
| t <sub>HF</sub>   | Fast input hold time after FCLK ↑       | 0       |      | 0    |                                   | 0    |       | 0          |      | ns    |
| t <sub>COF</sub>  | FCLK ↑ to output valid                  |         | 8.0  |      | 9.0                               |      | 12.0  |            | 15.0 | ns    |
| t <sub>PDFO</sub> | Fast input to output valid (1, 2)       |         | 10.0 |      | 12.0                              |      | 15.0  |            | 20.0 | ns    |
| t <sub>PDFU</sub> | I/O to output valid (1, 2)              |         | 19.0 |      | 22.0                              |      | 27.0  |            | 35.0 | ns    |
| t <sub>CWF</sub>  | Fast clock pulse width                  | 5.0     |      | 5.5  |                                   | 6.0  |       | 6.0        |      | ns    |

# High-Density Function Block (FB) External AC Characteristics

|                  |  | XC731<br>(Com C | 108-10<br>Pnly) | XC73108-12<br>(Com/Ind Only) |      | XC73108-15 |      | XC73108-20 |      |       |
|------------------|--|-----------------|-----------------|------------------------------|------|------------|------|------------|------|-------|
| Symbol           | Parameter                                | Min             | Max             | Min                          | Max  | Min        | Max  | Min        | Max  | Units |
| f <sub>C</sub>   | Max count frequency (1, 2)               | 62.5            |                 | 55.6                         |      | 45.5       |      | 35.7       |      | MHz   |
| t <sub>SU</sub>  | I/O setup time before FCLK ↑ (1, 2)      | 16.0            |                 | 18.0                         |      | 22.0       |      | 28.0       |      | ns    |
| t <sub>H</sub>   | I/O hold time after FCLK ↑               | 0               |                 | 0                            |      | 0          |      | 0          |      | ns    |
| t <sub>CO</sub>  | FCLK ↑ to output valid                   |                 | 10.0            |                              | 12.0 |            | 15.0 |            | 20.0 | ns    |
| t <sub>PSU</sub> | I/O setup time before p-term clock 1 (2) | 6.0             |                 | 7.0                          |      | 9.0        |      | 12.0       |      | ns    |
| t <sub>PH</sub>  | I/O hold time after p-term clock ↑       | 0               |                 | 0                            |      | 0          |      | 0          |      | ns    |
| t <sub>PCO</sub> | P-term clock ↑ to output valid           |                 | 20.0            |                              | 23.0 |            | 28.0 |            | 36.0 | ns    |
| t <sub>PD</sub>  | I/O to output valid (1, 2)               |                 | 25.0            |                              | 30.0 |            | 36.0 |            | 45.0 | ns    |
| t <sub>CW</sub>  | Fast clock pulse width                   | 5.0             |                 | 5.5                          |      | 6.0        |      | 6.0        |      | ns    |
| t <sub>PCW</sub> | P-term clock pulse width                 | 6.0             |                 | 7.5                          |      | 8.5        |      | 12.0       |      | ns    |

Notes: 1. This parameter is given for the high-performance mode. In low-power mode, this parameter is increased due to additional logic delay of t<sub>FLOGILP</sub> - t<sub>FLOGI</sub> or t<sub>LOGILP</sub> - t<sub>LOGI</sub>.

<sup>2.</sup> Specifications account for logic paths that use the maximum number of available product terms for a given Macrocell.

### Fast Function Block (FFB) Internal AC Characteristics

|                      |                                     |      |     | 3108-10 XC7310<br>m Only) (Com/Ind |     | X(:/:X10) |     | 08-15 XC73108-20 |      |       |
|----------------------|-------------------------------------|------|-----|------------------------------------|-----|-----------|-----|------------------|------|-------|
| Symbol               | Parameter                           | Min  | Max | Min                                | Max | Min       | Max | Min              | Max  | Units |
| t <sub>FLOGI</sub>   | FFB logic array delay (2)           | 1    | 1.5 |                                    | 2.0 |           | 2.0 |                  | 3.0  | ns    |
| t <sub>FLOGILP</sub> | Low-power FFB logic array delay (2) |      | 5.5 |                                    | 7.0 |           | 8.0 |                  | 11.0 | ns    |
| t <sub>FSUI</sub>    | FFB register setup time             | 2.5  |     | 3.0                                |     | 4.0       |     | 6.0              |      | ns    |
| t <sub>FHI</sub>     | FFB register hold time              | 2.5  |     | 3.0                                |     | 3.0       |     | 4.0              |      | ns    |
| t <sub>FCOI</sub>    | FFB register clock-to-output delay  | **** | 1.0 |                                    | 1.0 |           | 1.0 |                  | 1.0  | ns    |
| t <sub>FPDI</sub>    | FFB register pass through delay     |      | 0.5 |                                    | 1.0 |           | 1.0 |                  | 2.0  | ns    |
| t <sub>FAOI</sub>    | FFB register async. set delay       |      | 2.5 |                                    | 3.0 |           | 4.0 |                  | 6.0  | ns    |
| t <sub>PTXI</sub>    | FFB p-term assignment delay         |      | 1.0 |                                    | 1.2 |           | 1.5 |                  | 2.0  | ns    |
| t <sub>FFD</sub>     | FFB feedback delay                  |      | 5.0 |                                    | 6.5 |           | 8.0 |                  | 10.0 | ns    |

### High-Density Function Block (FB) Internal AC Characteristics

|                     |  |      |             |      | XC73108-12<br>(Com/Ind Only) |      | 108-15 | XC73108-20 |      |       |
|---------------------|--|------|-------------|------|------------------------------|------|--------|------------|------|-------|
| Symbol              | Parameter  | Min  | Max         | Min  | Max                          | Min  | Max    | Min        | Max  | Units |
| t <sub>LOGI</sub>   | FB logic array delay (2)   |      | 3.5         |      | 4.0                          |      | 5.0    |            | 6.0  | ns    |
| tLOGILP             | Low power FB logic delay (2)   |      | <b>7</b> .5 |      | 9.0                          |      | 11.0   |            | 14.0 | ns    |
| t <sub>SUI</sub>    | FB register setup time   | 2.5  |             | 3.0  |                              | 4.0  |        | 6.0        |      | ns    |
| t <sub>HI</sub>     | FB register hold time  | 3.5  |             | 4.0  | -                            | 5.0  |        | 6.0        |      | ns    |
| t <sub>COI</sub>    | FB register clock-to-output delay                                    |      | 1.0         |      | 1.0                          |      | 1.0    |            | 1.0  | ns    |
| t <sub>PDI</sub>    | FB register pass through delay                                       |      | 2.5         |      | 4.0                          |      | 4.0    |            | 4.0  | ns    |
| t <sub>AOI</sub>    | FB register async. set/reset delay                                   |      | 3.0         |      | 4.0                          |      | 5.0    |            | 7.0  | ns    |
| t <sub>RA</sub>     | Set/reset recovery time before FCLK ↑                                | 19.0 |             | 21.0 |                              | 25.0 |        | 31.0       |      | ns    |
| t <sub>HA</sub>     | Set/reset hold time after FCLK ↑                                     | 0    |             | 0    |                              | 0    |        | 0          |      | ns    |
| t <sub>PRA</sub>    | Set/reset recovery time before p-term clock ↑                        | 10.0 |             | 12.0 |                              | 15.0 |        | 20.0       |      | ns    |
| t <sub>PHA</sub>    | Set/reset hold time after p-term clock ↑                             | 6.0  |             | 8.0  |                              | 9.0  |        | 12.0       |      | ns    |
| t <sub>PCI</sub>    | FB p-term clock delay  |      | 0           |      | 0                            |      | 0      |            | 0    | ns    |
| t <sub>OEI</sub>    | FB p-term output enable delay  |      | 4.0         |      | 5.0                          |      | 7.0    |            | 9.0  | ns    |
| t <sub>CARY8</sub>  | ALU carry delay within 1 FB (3)                                      |      | 6.0         |      | 8.0                          |      | 12.0   |            | 15.0 | ns    |
| t <sub>CARYFB</sub> | Carry lookahead delay per additional Functional Block <sup>(3)</sup> |      | 1.5         |      | 2.0                          |      | 3.0    |            | 4.0  | ns    |

Notes: 2. Specifications account for logic paths that use the maximum number of available product terms for a given Macrocell.

<sup>3.</sup> Arithmetic carry delays are measured as the increase in required set-up time to adjacent Macrocell(s) for adder with registered outputs.


### I/O Block External AC Characteristics

|                     |   | 133  | 108-10<br>Only) | XC73108-12<br>(Com/Ind Only) |     |      |     | 15 XC73108-20 |     |       |
|---------------------|---|------|-----------------|------------------------------|-----|------|-----|---------------|-----|-------|
| Symbol              | Parameter   | Min  | Max             | Min                          | Max | Min  | Max | Min           | Max | Units |
| f <sub>IN</sub>     | Max pipeline frequency (input register to FFB or FB register) (2) | 62.5 |                 | 55.6                         |     | 45.5 |     | 35.7          |     | MHz   |
| t <sub>SUIN</sub>   | Input register/latch setup time before FCLK ↑                     | 5.0  |                 | 6.0                          |     | 7.0  |     | 10.0          |     | ns    |
| t <sub>HIN</sub>    | Input register/latch hold time after FCLK ↑                       | 0    |                 | 0                            |     | 0    |     | 0             |     | ns    |
| t <sub>COIN</sub>   | FCLK ↑ to input register/latch output                             | 2888 | 3.5             |                              | 4.0 |      | 5.0 |               | 6.0 | ns    |
| t <sub>CESUIN</sub> | Clock enable setup time before FCLK ↑                             | 7.0  |                 | 8.0                          |     | 10.0 |     | 12.0          |     | ns    |
| t <sub>CEHIN</sub>  | Clock enable hold time after FCLK ↑                               | 0    |                 | 0                            |     | 0    |     | 0             |     | ns    |
| t <sub>CWHIN</sub>  | FCLK pulse width high time  | 5.0  |                 | 5.5                          |     | 6.0  |     | 6.0           |     | ns    |
| t <sub>CWLIN</sub>  | FCLK pulse width low time   | 5.0  |                 | 5.5                          |     | 6.0  |     | 6.0           |     | ns    |

### **Internal AC Characteristics**

|                    |   | XC73108-10 )<br>(Com Only) (( |     | XC73108-12<br>(Com/Ind Only) |     | XC73108-15 |     | XC73108-20 |       |
|--------------------|---|-------------------------------|-----|------------------------------|-----|------------|-----|------------|-------|
| Symbol             | Parameter                               | Min Max                       | Min | Max                          | Min | Max        | Min | Max        | Units |
| t <sub>IN</sub>    | Input pad and buffer delay              | 3.5                           |     | 4.0                          |     | 5.0        |     | 6.0        |       |
| t <sub>FOUT</sub>  | FFB output buffer and pad delay         | 4.5                           |     | 5.0                          |     | 7.0        |     | 9.0        |       |
| t <sub>OUT</sub>   | FB output buffer and pad delay          | 6.5                           |     | 8.0                          |     | 10.0       |     | 14.0       |       |
| t <sub>UIM</sub>   | Universal Interconnect Matrix delay     | 9.0                           |     | 10.0                         |     | 12.0       |     | 15.0       |       |
| t <sub>FOEI</sub>  | Fast output enable/disable buffer delay | 10.0                          |     | 12.0                         |     | 15.0       |     | 20.0       |       |
| t <sub>FCLKI</sub> | Fast clock buffer delay                 | 2.5                           |     | 3.0                          |     | 4.0        |     | 5.0        |       |

Note: 2. Specifications account for logic paths that use the maximum number of available product terms for a given Macrocell.



| Output Type | V <sub>CCIO</sub> | V <sub>TEST</sub> | R <sub>1</sub> | R <sub>2</sub> | CL    |
|-------------|-------------------|-------------------|----------------|----------------|-------|
| FO          | 5.0 V             | 5.0 V             | 160 Ω          | 120 Ω          | 35 pF |
|             | 3.3 V             | 3.3 V             | 260 Ω          | 360 Ω          | 35 pF |

X3491

Figure 3. AC Load Circuit

### XC73108 Pinouts

| PQ160 | PG144<br>BG225 | PC84 | Pin Description                     |
|-------|----------------|------|-------------------------------------|
| 1     | D3             | -    | V <sub>CCIO</sub>                   |
| 2     | C2             | 75   | O/CKEN1                             |
| 3     | - 1            | -    | N/C                                 |
| 4     | B1             | -    | FO                                  |
| 5     | -              | -    | N/C                                 |
| 6     | D2             | 76   | O/F <sub>OE0</sub>                  |
| 7     | E3             | -    | 0                                   |
| 8     | C1             | 77   | O/F <sub>OE1</sub>                  |
| 9     | E2             | _    | 0                                   |
| 10    | D1             | 78   | V <sub>CCINT</sub> /V <sub>PP</sub> |
| 11    | F3             | 79   | I/FI                                |
| 12    | F2             | -    | I/O/FI                              |
| 13    | E1             | 80   | I/FI                                |
| 14    | G2             | _    | I/O/FI                              |
| 15    | G3             | 81   | I/FI                                |
| 16    | F1             | _    | I/O/FI                              |
| 17    | G1             | 82   | I/FI                                |
| 18    | H2             | 83   | I/FI                                |
| 19    | H1             | 84   | I/FI                                |
| 20    | НЗ             | -    | GND                                 |
| 21    | J3             | 1    | MRX                                 |
| 22    | J1             | 2    | I/FI                                |
| 23    | K1             | 3    | I/FI                                |
| 24    | J2             | 4    | l/FI                                |
| 25    | K2             | -    | 0                                   |
| 26    | КЗ             | 5    | I/FI                                |
| 27    | L1             | -    | 0                                   |
| 28    | L2             | 6    | I/FI                                |
| 29    | M1             | -    | I/O/FI                              |
| 30    | N1             | 7    | l/FI                                |
| 31    | M2             | 8    | GND                                 |
| 32    | L3             | -    | I/O/FI                              |
| 33    | N2             | 9    | O/F <sub>CLK0</sub>                 |
| 34    | P1             | -    | 0                                   |
| 35    | МЗ             | 10   | O/F <sub>CLK1</sub>                 |
| 36    | N3             | _    | FO                                  |
| 37    | P2             | 11   | I/O/FI                              |
| 38    | -              | - 1  | N/C                                 |
| 39    | - 1            | -    | N/C                                 |
| 40    | R1             | _    | GND                                 |

| PQ160 | PG144<br>BG225 | PC84 | Pin Description     |
|-------|----------------|------|---------------------|
| 41    | N4             | -    | V <sub>CCIO</sub>   |
| 42    | P3             | 12   | O/F <sub>CLK2</sub> |
| 43    | R2             | -    | 1/0                 |
| 44    | P4             | 13   | FO                  |
| 45    | N5             | -    | I/O                 |
| 46    | R3             | -    | V <sub>CCINT</sub>  |
| 47    | P5             | 14   | FO                  |
| 48    | R4             | -    | I/O                 |
| 49    | N6             | 15   | FO                  |
| 50    | P6             | -    | 1/0                 |
| 51    | R5             | 16   | GND                 |
| 52    | -              | -    | N/C                 |
| 53    | -              | -    | N/C                 |
| 54    | P7             | 17   | FO                  |
| 55    | N7             | _    | I/O                 |
| 56    | R6             | 18   | FO                  |
| 57    | R7             | -    | I/O/FI              |
| 58    | P8             | 19   | FO                  |
| 59    | R8             | 20   | FO                  |
| 60    | N8             | 21   | FO                  |
| 61    | N9             | 22   | V <sub>CCIO</sub>   |
| 62    | R9             | 23   | I/O                 |
| 63    | R10            | 24   | I/O                 |
| 64    | P9             | 25   | I/O                 |
| 65    | - ,            | -    | N/C                 |
| 66    | _              | _    | N/C                 |
| 67    | P10            | _    | 1/0                 |
| 68    | N10            | 26   | I/O                 |
| 69    | R11            | _    | I/O/FI              |
| 70    | P11            | 27   | GND                 |
| 71    | R12            | 28   | I/O/FI              |
| 72    | R13            | -    | I/O/FI              |
| 73    | P12            | 29   | I/O/FI              |
| 74    | N11            | -    | I/O                 |
| 75    | P13            | 30   | I/O/FI              |
| 76    | R14            | -    | I/O                 |
| 77    | N12            | 31   | I/O                 |
| 78    | N13            | -    | I/O                 |
| 79    | P14            | 32   | I/O                 |
| 80    | R15            | _    | GND                 |

Note: With the XC73108 in the 225-pin ball grid array package, only 144 of the solder balls are connected, the remaining solder balls should be left unconnected

# XC73108 Pinouts (continued)

| PQ160 | PG144<br>BG225 | PC84 | Pin Description    |
|-------|----------------|------|--------------------|
| 81    | M13            | _    | V <sub>CCIO</sub>  |
| 82    | N14            | 33   | I/O                |
| 83    | -              | -    | N/C                |
| 84    | P15            | _    | I/O                |
| 85    | -              | -    | N/C                |
| 86    | M14            | 34   | I/O                |
| 87    | L13            | -    | I/O                |
| 88    | N15            | 35   | I/O                |
| 89    | L14            | -    | I/O                |
| 90    | M15            | 36   | I/O                |
| 91    | K13            |      | I/O/FI             |
| 92    | K14            | 37   | I/O                |
| 93    | L15            | _    | I/O/FI             |
| 94    | J14            | 38   | V <sub>CCINT</sub> |
| 95    | J13            | 39   | I/O                |
| 96    | K15            | -    | I/O/FI             |
| 97    | J15            | 40   | I/O/FI             |
| 98    | H14            | 41   | I/O/FI             |
| 99    | H15            | -    | GND                |
| 100   | H13            | 42   | GND                |
| 101   | G13            | 43   | I/O/FI             |
| 102   | G15            | 44   | 1/0                |
| 103   | F15            | 45   | I/O                |
| 104   | G14            | 46   | I/O                |
| 105   | F14            | _    | 1/0                |
| 106   | F13            | 47   | 1/0                |
| 107   | E15            | -    | I/O                |
| 108   | E14            | 48   | 1/0                |
| 109   | D15            | -    | 1/0                |
| 110   | C15            | 49   | GND                |
| 111   | D14            | 50   | I/O                |
| 112   | E13            | _    | I/O                |
| 113   | C14            | 51   | I/O                |
| 114   | B15            | -    | 1/0                |
| 115   | D13            | 52   | I/O                |
| 116   | C13            | -    | I/O/FI             |
| 117   | B14            | 53   | I/O/FI             |
| 118   | _              | _    | N/C                |
| 119   | _              | _    | N/C                |
| 120   | A15            | -    | GND                |


| PQ160 | PG144<br>BG225 | PC84 | Pin Description    |
|-------|----------------|------|--------------------|
| 121   | C12            | -    | V <sub>CCIO</sub>  |
| 122   | B13            | 54   | I/O/FI             |
| 123   | A14            | _    | I/O                |
| 124   | B12            | 55   | I/O/FI             |
| 125   | C11            | -    | I/O/FI             |
| 126   | A13            | 56   | I/O                |
| 127   | B11            | -    | GND                |
| 128   | A12            | _    | I/O/FI             |
| 129   | C10            | _    | I/O/FI             |
| 130   | B10            | _    | 1/0                |
| 131   | _              | -    | N/C                |
| 132   | _              | _    | N/C                |
| 133   | A11            | _    | I/O/FI             |
| 134   | B9             | 57   | I/O                |
| 135   | C9             | 58   | I/O                |
| 136   | A10            | 59   | I/O                |
| 137   | A9             | 60   | GND                |
| 138   | B8             | 61   | I/O/FI             |
| 139   | A8             | 62   | I/O/FI             |
| 140   | C8             | 63   | I/O/FI             |
| 141   | C7             | 64   | V <sub>CCIO</sub>  |
| 142   | A7             | 65   | FO                 |
| 143   | A6             | 66   | FO                 |
| 144   | B7             | 67   | FO                 |
| 145   | В6             | -    | I/O/FI             |
| 146   | C6             | 68   | FO                 |
| 147   | A5             | -    | I/O                |
| 148   | B5             | 69   | FO                 |
| 149   | -              | -    | N/C                |
| 150   | -              | _    | N/C                |
| 151   | A4             | -    | I/O                |
| 152   | А3             | 70   | FO                 |
| 153   | B4             | -    | I/O                |
| 154   | C5             | 71   | FO                 |
| 155   | B3             | -    | I/O                |
| 156   | A2             | 72   | FO                 |
| 157   | C4             | 73   | V <sub>CCINT</sub> |
| 158   | СЗ             | -    | 1/0                |
| 159   | B2             | 74   | O/CKEN0            |
| 160   | A1             | -    | 160                |

For a detailed description of the device architecture, see the XC7300 CMOS EPLD Family data sheet, page 3-1 through 3-7.

For a detailed description of the device timing, see pages 3-9, 3-10 and 3-44 through 3-46.

For package physical dimensions and thermal data, see Section 5.

### **Ordering Information**



### **Speed Options**

-20 20 ns pin-to-pin delay

-15 15 ns pin-to-pin delay

-12 12 ns pin-to-pin delay (commercial and industrial only)

-10 10 ns pin-to-pin delay (commercial only)

### **Temperature Options**

| С | Commercial | 0°C   | to | 70°C  |        |
|---|------------|-------|----|-------|--------|
| ı | Industrial | -40°C | to | 85°C  |        |
| М | Military   | -55°C | to | 125°C | (Case) |

#### **Packaging Options**

PC84 84-Pin Plastic Leaded Chip Carrier

WC84 84-Pin Windowed Ceramic Leaded

Chip Carrier

PG144 144-Pin Windowed Pin-Grid-Array

PQ160 160-Pin Plastic Quad Flat Pack

BG225 225-Pin Plastic Ball-Grid-Array

WB225 225-Pin Windowed Ceramic Ball-Grid-Array

### **Component Availability**

| Pins                   | 44              |                 | 68              |                 | 84              |                 | 144            | 160            | 184             | 225            |                |                |
|------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|-----------------|----------------|----------------|----------------|
| Туре                   | Plastic<br>PLCC | Ceramic<br>CLCC | Plastic<br>PLCC | Ceramic<br>CLCC | Plastic<br>PLCC | Ceramic<br>CLCC | Ceramic<br>PGA | Ceramic<br>PGA | Plastic<br>PQFP | Ceramic<br>PGA | Plastic<br>BGA | Ceramic<br>BGA |
| Code                   | PC44            | WC44            | PC68            | WC68            | PC84            | WC84            | PG84           | PG144          | PQ160           | PG184          | BG225          | WB225          |
| -20                    |                 |                 |                 |                 | CI              | CI(M)           |                | CI(M)          | CI              |                | (CI)           | (CI)           |
| XC73108 <sup>-15</sup> |                 |                 |                 |                 | CI              | CI(M)           |                | CI(M)          | CI              |                | (CI)           | (CI)           |
| -12                    |                 |                 |                 |                 | CI              | CI              |                | CI             | CI              |                | (CI)           | (CI)           |
| -10                    |                 |                 |                 |                 | (C)             | (C)             |                | (C)            | (C)             |                | (C)            | (C)            |

Parenthesis indicate future product plans

X5279

# XILINX°

# XC73144 144-Macrocell CMOS EPLD

### Advance Product Information

### **Features**

- High-Performance EPLD
  - 10 ns pin-to-pin delay
  - 100 MHz maximum clock frequency
- · Advanced Dual-Block architecture
  - Four Fast Function Blocks
  - 12 High-Density Function Blocks
- · 100% interconnect matrix
- · High-Speed arithmetic carry network
  - 1 ns ripple-carry delay per bit
  - 35 MHz 16-bit accumulators
- 144 Macrocells with programmable I/O architecture
- Up to 90 inputs programmable as direct, latched, or registered
- · 36 outputs with 24 mA drive
- 3.3 V or 5 V I/O operation
- Meets JEDEC Standard (8-1A) for 3.3 V ±0.3 V
- · Power management options
- · Multiple security bits for design protection
- 184-pin pin-grid-array package
- · 225-pin ball-grid-array package

### **General Description**

The XC73144 is a member of the Xilinx Dual-Block EPLD family. It consists of four Fast Function Blocks and twelve High-Density Function Blocks interconnected by a central Universal Interconnect Matrix (UIM).

The sixteen Function Blocks in the XC73144 are PAL-like structures, complete with programmable product term arrays and programmable multilevel Macrocells. Each Function Block receives 24 inputs, contains nine Macrocells configurable for registered or combinatorial logic and produces nine outputs which feedback to the UIM and output pins.

The Universal Interconnect Matrix connects the Function Blocks to each other and to all input pins, providing 100% connectivity between the Function Blocks. This allows logic functions to be mapped into the Function Blocks and interconnected without routing restrictions.

In addition, the XC73144 includes a programmable power management feature to specify high-performance or low-power operation on an individual Macrocell-by-Macrocell basis. Unused Macrocells are automatically turned off to minimize power dissipation. Designers can operate speed-critical paths at maximum performance, while non-critical paths dissipate less power.

Xilinx development software (XEPLD) supports all members of XC7300 family. The designer can create, implement, and verify digital logic circuits for EPLD devices using the Xilinx XEPLD Development System. Designs can be represented as schematics consisting of XEPLD library components, as behavioral descriptions, or as a mixture of both. The XEPLD translator automatically performs logic optimization, collapsing, mapping and routing without user intervention. After compiling the design, XEPLD translator produces documentation for design analysis and creates a programming file to configure the device.

The following lists some of the XEPLD Development System features.

- Familiar design approach similar to TTL and PLD techniques
- Converts netlist to fuse map in minutes using a 386/ 486 PC or workstation platform
- Interfaces to standard third-party CAE schematics, simulation tools, and behavioral languages
- Timing simulation using Viewsim, OrCAD VST, Mentor, LMC and other tools compatible with the Xilinx Netlist Format (XNF)



# **SECTION 4**

- 1 Xilinx EPLD Products
- 2 Direct PAL Conversion Using Xilinx EPLDs
- 3 XC7300 EPLD Family

# 4 XC7200A EPLD Family

- 5 Packages
- 6 Applications
- 7 Sales Offices



# **XC7200 EPLD Family**

| XC7236A 36-Macrocell CMOS EPLD | 4-1  |
|--------------------------------|------|
| Ordering Information           | 4-15 |
| ÿ                              |      |
| XC7272A 72-Macrocell CMOS EPLD | 4-17 |
| Ordering Information           | 4-32 |



# XC7236A 36-Macrocell CMOS EPLD

### **Preliminary Product Specifications**

#### **Features**

- Second-Generation High Density Programmable Logic Device
- UV-erasable CMOS EPROM technology
- 36 Macrocells, grouped into four Function Blocks, interconnected by a programmable Universal Interconnect Matrix (UIM)
- Each Function Block contains a programmable ANDarray with up to 24 complementary inputs, providing up to 17 product terms per Macrocell
- · Enhanced logic features
  - Arithmetic Logic Unit in each Macrocell
  - Dedicated fast carry network between Macrocells
  - Wide AND capability in the Universal Interconnect Matrix
- Identical timing for all interconnect paths and for all Macrocell logic paths
- 36 signal pins
  - 30 I/Os, 2 inputs, 4 outputs
- Each input is programmable
  - Direct, latched, or registered
- I/O operation at 3.3 V or 5 V
- Meets JEDEC Standard (8-1A) for 3.3 V  $\pm$  0.3 V
- · Three high-speed, low-skew global clock inputs
- 44-pin plastic and windowed ceramic leaded chip carrier packages

### **General Description**

The XC7236A is a second-generation High Density Programmable Logic Device that combines the classical features of the PAL-like EPLD architecture with innovative systems-oriented logic enhancements. This favors the implementation of fast state machines, large synchronous counters and fast arithmetic, as well as multi-level general-purpose logic. Performance, measured in achievable system clock rate and critical delays, is not only predictable, but independent of physical logic mapping, interconnect routing, and resource utilization. Performance, therefore, remains invariant between design iterations. The propagation delay through interconnect and logic is constant for any function implemented in any one of the output Macrocells.

The functional versatility of the traditional programmable logic array architecture is enhanced through additional gating and control functions available in an Arithmetic Logic Unit (ALU) in each Macrocell. Dedicated fast arithmetic carry lines running directly between adjacent Macrocells and Function Blocks support fast adders, subtractors and comparators of any length up to 36 bits.

This additional ALU in each Macrocell can generate any combinatorial function of two sums of products, and it can generate and propagate arithmetic-carry signals between adjacent Macrocells and Functional Blocks.

The Universal Interconnect Matrix (UIM) facilitates unrestricted, fixed-delay interconnects from all device inputs and Macrocell outputs to any Function Block AND-array input. The UIM can also perform a logical AND across any number of its incoming signals on the way to any Function Block, adding another level of logic without additional delay. This supports bidirectional loadable synchronous counters of any size up to 36 bits, operating at the specified maximum device frequency

As a result of these logic enhancements, the XC7236A can deliver high performance even in designs that combine large numbers of product terms per output, or need more layers of logic than AND-OR, or need a wide AND function in some of the product terms, or perform wide arithmetic functions.

Automated design mapping and optimization is supported by Xilinx XEPLD development software based on design capture using third-party schematic entry tools, PLD compilers or direct text-based equation files. Design mapping is completed in a few minutes on a PC or Worstation.

#### **Architectural Overview**

Figure 1 shows the XC7236A structure. Four Function Blocks (FBs) are all interconnected by a central UIM. Each FB receives 21 signals from the UIM and each FB produces nine signals back into the UIM. All device inputs are also routed via the UIM to all FBs. Each FB contains nine output Macrocells (MCs) that draw from a programmable AND array driven by the 21 signals from the UIM. Most Macrocells drive a 3-state chip output; all feed back into the UIM.




Figure 1. XC7236A Architecture

#### **Function Blocks and Macrocells**

The XC7236A contains 36 Macrocells with identical structure, grouped into four Function Blocks of nine Macrocells each. Each Macrocell is driven by product terms derived from a programmable AND array in the Function Block. The AND array in each Function Block receives 21 signals and their complements from the UIM. In three Function Blocks, the AND array receives three additional inputs and their complements directly from FastInput (FI) pins, thus offering faster logic paths.

Five product terms are private to each Macrocell; an additional 12 product terms are shared among the nine Macrocells in each Function Block. Four of the private product terms can be selectively ORed together with up to four of the shared product terms, and drive the D1 input to the ALU. The other input, D2, to the ALU is driven by the

OR of the fifth private product term and up to eight of the remaining shared product terms.

As a programmable option, four of the private product terms can be used for other purposes. One of the private product terms can be used as a dedicated clock for the flipflop in the Macrocell. (See the subsequent description of other clocking options.) Another one of the private product terms can be the asynchronous active-High Reset of the Macrocell flip-flop, another one can be the asynchronous active-High Set of the Macrocell flip-flop, and another one can be the Output Enable signal.

As a configuration option, the Macrocell output can be fed back and ORed into the D2 input to the ALU after being ANDed with three of the shared product terms to implement counters and toggle flip-flops.

The ALU has two programmable modes: In the *logic mode*, it is a 2-input function generator, a 4-bit look-up table, that can be programmed to generate any Boolean function of its two inputs. It can OR them, widening the OR function to max 17 inputs; it can AND them, which means that one sum of products can be used to mask the other; it can XOR them, toggling the flip-flop or comparing the two sums of products. Either or both of the sum-of-product inputs to the ALU can be inverted and either or both can be ignored. The ALU can implement one additional layer of logic without any speed penalty.

In the *arithmetic mode*, the ALU block in each Macrocell can be programmed to generate the arithmetic sum or difference of two operands, combined with a carry signal coming from the next lower Macrocell. It also feeds a carry output to the next higher Macrocell. This carry propagation chain crosses the boundaries between Function Blocks. This dedicated carry chain overcomes the inherent speed and density problems of the traditional EPLD architecture, when trying to perform arithmetic functions.

The ALU output drives the D input of the Macrocell flip-flop. Each flip-flop has several programmable options. One option is to eliminate the flip-flop by making it transparent, which makes the Q output identical with the D input, independent of the clock. Otherwise, the flip-flop operates in the conventional manner, triggered by the rising edge on its clock input.

The clock source is programmable and is either the dedicated product term mentioned earlier, or one of two global FastCLK signals (FLCK0 or FLCK1) that are distributed with short delay and minimal skew over the whole chip.

The asynchronous Set and Reset (Clear) inputs override the clocked operation. If both asynchronous inputs are active simultaneously, Reset overrides Set. Upon powerup, each Macrocell flip-flop can be preloaded with either 0 or 1.




Figure 2. Function Block and Macrocell Schematic

In addition to driving a chip output pin, the Macrocell output is also routed back as an input to the UIM. One private product term can be configured to control the Output Enable of the output pin driver and/or the feedback to the UIM. If configured to control UIM feedback, then when the OE product-term is de-asserted, the UIM feedback line is forced High and thus disabled.

#### **Universal Interconnect Matrix**

The UIM receives 68 inputs: 36 from the Macrocell feed-backs, 30 from bidirectional I/O pins, and 2 from dedicated input pins. Acting as an unrestricted crossbar switch, the UIM generates 84 output signals, 21 to each Function Block.

Any one of the 68 inputs can be programmed to be connected to any number of the 84 outputs. The delay through the array is constant, independent of the apparent routing distance, the fan-out, fan-in, or routing complexity.

Routability is not an issue in that any UIM input can drive any UIM output or multiple outputs without additional delay.

When multiple inputs are programmed to be connected to the same output, this output becomes the AND of the input signals if the levels are interpreted as active High. By choosing the appropriate signal inversion at the input pin, Macrocell outputs and Function Block AND-array input, this AND-logic can also be used to implement a NAND,

OR, or NOR function. This offers an additional level of logic without any speed penalty.

A Macrocell feedback signal that is disabled by the output enable product term represents a High input to the UIM. Several such Macrocell outputs programmed onto the same UIM output thus emulating a 3-state bus line. If one of the Macrocell outputs is enabled, the UIM output assumes that same level.

### **Outputs**

Thirty-four of the 36 Macrocell drive chip outputs directly through individually programmable inverters followed by 3-state output buffers; each can be individually controlled by the Output Enable product term mentioned above. An additional configuration option disables the output permanently. One dedicated FastOE input can also be configured to control any of the chip outputs instead of, or in conjunction with the individual OE product term.

#### Inputs

Each signal input to the chip is programmable as either direct, latched, or registered in a flip flop. Latch and flip-flop can be programmed with either of two FastCLK signals as latch enable or clock. The two FastCLK signals are FCLK0 and a global choice of either FCLK1 or FCLK2. Latches are transparent when FastCLK is High, and flip-flops clock on the rising edge of FastCLK. Registered inputs allow high system clock rates by pipelining the inputs before they




Figure 3. Input/Output Schematic

incur the combinatorial delay in the device, provided the one-clock-period pipeline latency is acceptable.

The direct, latched, or registered inputs then drive the UIM. There is no propagation-delay difference between pure inputs and I/O inputs.

#### 3.3 V or 5 V Interface configuration

The XC7236A can be used in systems with two different supply voltages, 5 V or 3.3 V. The device has separate  $V_{CC}$  connections to the internal logic and input buffers ( $V_{CCINT}$ ) and to the I/O output drivers ( $V_{CCIO}$ ).  $V_{CCINT}$  is always connected to a nominal +5 V supply, but  $V_{CCIO}$  may be connected to either +5 V or +3.3 V, depending on the output interface requirement.

When  $V_{CCIO}$  is connected to +5 V, the input thresholds are TTL levels, and thus compatible with 5 V or 3.3 V logic, and the output high levels are compatible with 5 V systems. When  $V_{CCIO}$  is connected to 3.3 V, the input thresholds are still TTL levels, and the outputs pull up to the 3.3 V rail. This makes the XC7236A ideal for interfacing directly to 3.3 V components. In addition, the output structure is designed such that the I/O can also safely interface to a mixed 3.3-V or 5-V bus.

### Programming and Using the XC7236A

The features and capabilities described above are used by the Xilinx development software to program the device according to the specification given either through schematic entry, or through a behavioral description expressed in Boolean equations.

The user can specify a security bit that prevents any reading of the programming bit map after the device has been programmed and verified.

The device is programmed in a manner similar to an EPROM (ultra-violet light erasable read-only memory) using the Intel Hex format. Programming support is available from a number of programmer manufacturers. The UIM connections and Function Block AND-array connec-




Figure 4. Typical I<sub>CC</sub> vs Frequency for XC7236A
Configured as Eight 4-bit Counters
(V<sub>CC</sub> = +5.0 V, V<sub>IN</sub> = 0 or 5 V, all outputs open)

tions are made directly by non-volatile EPROM cells. Other control bits are read out of the EPROM array and stored into latches just after power-up. This method, common among EPLD devices, requires application of a master-reset signal delayed at least until  $V_{CC}$  has reached the required operating voltage. This can be achieved using a simple capacitor and pull-up resistor on the MR pin (the RC product should be larger than twice the  $V_{CC}$  rise time). The power-up or reset signal initiates a self-timed configuration period lasting about 350  $\mu$ s (t<sub>RESET</sub>), during which all device outputs remain disabled and programmed preload state values are loaded into the Macrocell registers.

Unused input and I/O pins should be tied to ground or Vcc or some valid logic level. This is common practice for all CMOS devices to avoid dissipating excess current through the input pad circuitry.

The recommended decoupling capacitance on the three  $V_{CC}$  pins should total 1  $\mu F$  using high-speed (tantalum or ceramic) capacitors.

# **Absolute Maximum Ratings**

| Symbol           | Parameter  | Value        | Units |
|------------------|--|--------------|-------|
| V <sub>cc</sub>  | Supply voltage relative to GND                           | -0.5 to 7.0  | V     |
| V <sub>IN</sub>  | Input voltage with respect to GND                        | -0.5 to 7.0  | V     |
| V <sub>TS</sub>  | Voltage applied to 3-state output                        | -0.5 to 7.0  | V     |
| T <sub>STG</sub> | Storage temperature                                      | -65 to + 150 | °C    |
| T <sub>SOL</sub> | Maximum soldering temperature (10 s @ 1/16 in. = 1.5 mm) | + 260        | °C    |

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

# **Operating Conditions**

| Symbol             | Parameter   | Min  | Max                   | Units |
|--------------------|---|------|-----------------------|-------|
| V <sub>CCINT</sub> | Supply voltage relative to GND Commercial T <sub>A</sub> = 0°C to 70°C  | 4.75 | 5.25                  | ٧     |
| $V_{CCIO}$         | Supply voltage relative to GND Industrial $T_A = -40$ °C to 85°C        | 4.5  | 5.5                   | ٧     |
|                    | Supply voltage relative to GND Military T <sub>C</sub> = -55°C to 125°C | 4.5  | 5.5                   | ٧     |
| V <sub>CCIO</sub>  | I/O supply voltage 3.3 V  | 3.0  | 3.6                   | ٧     |
| V <sub>IL</sub>    | Low-level input voltage   | 0    | 0.8                   | ٧     |
| V <sub>IH</sub>    | High-level input voltage  | 2.0  | V <sub>CC</sub> + 0.3 | ٧     |
| Vo                 | Output voltage  | 0    | V <sub>CCIO</sub>     | ٧     |

# **DC Characteristics Over Operating Conditions**

| Symbol          | Parameter                         | Test Conditions   | Min   | Max   | Units |
|-----------------|-----------------------------------|---|-------|-------|-------|
| V <sub>OH</sub> | 5 V TTL high-level output voltage | I <sub>O H</sub> = -4.0 mA<br>V <sub>CC</sub> = Min                 | 2.4   |       | V     |
|                 | 3.3 V high-level output           | I <sub>O H</sub> = -3.2 mA<br>V <sub>CC</sub> = Min                 | 2.4   |       | V     |
| V <sub>OL</sub> | 5 V low-level output voltage      | $I_{OL} = 12 \text{ mA}$ $V_{CC} = \text{Min}$                      |       | 0.5   | V     |
|                 | 3.3 V low-level output voltage    | I <sub>OL</sub> = 10 mA<br>V <sub>CC</sub> = Min                    |       | 0.4   | ٧     |
| I <sub>CC</sub> | Supply Current                    | V <sub>IN</sub> = 0 V<br>V <sub>CC</sub> = Max f = 0 MHz            | 126 m | А Тур |       |
| I <sub>IL</sub> | Input leakage current             | V <sub>CC</sub> = Max<br>V <sub>IN</sub> = GND or V <sub>CCIO</sub> |       | ±10.0 | μА    |
| l <sub>oz</sub> | Output High-Z leakage current     | V <sub>CC</sub> = Max<br>V <sub>O</sub> = GND or V <sub>CCIO</sub>  |       | ±10.0 | μА    |
| C <sub>IN</sub> | Input capacitance (sample tested) | V <sub>IN</sub> = GND<br>f = 1.0 MHz                                |       | 10.0  | pF    |

# **AC Timing Requirements**

|                               |   |      | XC723 | 36A-25 | XC72 | 36 <b>A</b> -20 | *XC72 | 36 <b>A</b> -16 |       |
|-------------------------------|---|------|-------|--------|------|-----------------|-------|-----------------|-------|
| Symbol                        | Parameter   | Fig. | Min   | Max    | Min  | Max             | Min   | Max             | Units |
| f <sub>CYC</sub><br>(Note 1)  | Max sequential toggle frequency (with feedback) using FastCLK                               | 6    | 40    |        | 50   |                 | 60    |                 | MHz   |
| fCYC1<br>(Note 1)             | Max sequential toggle frequency (with feedback) using a Product-Term clock                  | 6    | 40    |        | 50   |                 | 60    |                 | MHz   |
| f <sub>CYC4</sub><br>(Note 5) | Max Macrocell toggle frequency using local feedback and FastCLK                             |      | 50    |        | 50   |                 | 60    |                 | MHz   |
| f <sub>CLK</sub><br>(Note 5)  | Max Macrocell register transmission frequency (without feedback) using FastCLK              |      | 45    |        | 50   |                 | 60    |                 | MHz   |
| fCLK1<br>(Note 5)             | Max Macrocell register transmission frequency (without feedback) using a Product-Term clock |      | 42    |        | 50   |                 | 60    |                 | MHz   |
| <sup>f</sup> CLK2<br>(Note 5) | Max input register transmission frequency (without feedback) using FastCLK                  |      | 50    |        | 50   |                 | 60    |                 | MHz   |
| <sup>f</sup> CLK3<br>(Note 1) | Max input register to Macrocell register pipline frequency using FastCLK                    | 7    | 33    |        | 40   |                 | 60    |                 | MHz   |
| t <sub>W</sub>                | FastCLK pulse width (High/Low)  | 11   | 10    |        | 8    |                 | 6     |                 | ns    |
| t <sub>W1</sub>               | t <sub>W1</sub> Product-Term clock width (active/inactive)                                  |      | 12    |        | 9    |                 | 7     |                 | ns    |
| t <sub>SU</sub>               | SU Input to Macrocell register set-up time before FastCLK                                   |      | 29    |        | 24   |                 | 18    |                 | ns    |
| tH                            | Input to Macrocell register hold time 9 after FastCLK                                       |      | -7    |        | -4   |                 | -4    |                 | ns    |
| t <sub>SU1</sub><br>(Note 1)  | Input to Macrocell register set-up time before Product-Term clock                           | 8    | 16    |        | 14   |                 | 10    |                 | ns    |
| t <sub>H1</sub>               | Input to Macrocell register hold time after Product-Term clock                              | 8    | 0     |        | 0    |                 | 0     |                 | ns    |
| t <sub>SU2</sub>              | Input register/latch set-up time before FastCLK   | 10   | 8     |        | 8    |                 | 6     |                 | ns    |
| t <sub>H2</sub>               | Input register/latch hold time after FastCLK  | 10   | 0     |        | 0    |                 | 0     |                 | ns    |
| t <sub>SU5</sub>              | FastInput to Macrocell register set-up time before FastCLK                                  |      | 20    |        | 18   |                 | 15    |                 | ns    |
| t <sub>H5</sub>               | FastInput to Macrocell register hold time after FastCLK                                     |      | 0     |        | 0    |                 | 0     |                 | ns    |
| t <sub>WA</sub>               | Set/Reset pulse width (active)  | 11   | 12    |        | 12   |                 | 10    |                 | ns    |
| t <sub>RA</sub>               | Set/Reset input recovery set-up time before FastCLK   | 11   | 30    |        | 25   |                 | 20    |                 | ns    |
| t <sub>HA</sub>               | Set/Reset input hold time after FastCLK   | 11   | -5    |        | 0    |                 | 0     |                 | ns    |
| t <sub>RA1</sub>              | Set/Reset input recovery time before Product-Term clock                                     | 11   | 15    |        | 15   |                 | 12    |                 | ns    |
| t <sub>HA1</sub>              | Set/Reset input hold time after P-Term clock  | 11   | 9     |        | 9    |                 | 8     |                 | ns    |
| tHRS                          | Product-Term clock width (active/inactive)  |      | 10    |        | 10   |                 | 8     |                 | ns    |

<sup>\*</sup>Commercial/Industrial Only

# **Propagation Delays**

|                             |  |      | XC7236A-25 |     | XC7236A-25 XC |     | XC723 | 86A-20 | *XC72 | 36A-16 |  |
|-----------------------------|--|------|------------|-----|---------------|-----|-------|--------|-------|--------|--|
| Symbol                      | Parameter  | Fig. | Min        | Max | Min           | Max | Min   | Max    | Units |        |  |
| tco                         | FastCLK input to register output delay             | 11   | 5          | 14  | 3             | 13  | 3     | 10     | ns    |        |  |
| t <sub>CO1</sub>            | P-Term clock input to registered output delay      | 11   | 10         | 30  | 5             | 24  | 5     | 20     | ns    |        |  |
| tAO                         | Set/Reset input to registered output delay         | 11   | 10         | 40  | 5             | 32  | 5     | 25     | ns    |        |  |
| t <sub>PD</sub><br>(Note 1) |  |      | 10         | 40  | 5             | 32  | 5     | 25     | ns    |        |  |
| tOE                         | Input to output enable                             | 11   | 10         | 32  | 5             | 25  | 5     | 20     | ns    |        |  |
| top                         | Input to output disable                            | 11   | 10         | 32  | 5             | 25  | 5     | 20     | ns    |        |  |
| t <sub>PD5</sub>            | FastInput to non-registered Macrocell output delay |      | 10         | 31  | 5             | 25  | 5     | 20     | ns    |        |  |
| t <sub>OE5</sub>            | FastInput to output enable                         |      | 5          | 23  | 3             | 20  | 3     | 15     | ns    |        |  |
| t <sub>OD5</sub>            | PastInput to output disable                        |      | 5          | 23  | 3             | 20  | 3     | 15     | ns    |        |  |
| tFOE                        | FOE input to output enable                         |      | 5          | 15  | 3             | 14  | 3     | 12     | ns    |        |  |
| t <sub>FOD</sub>            | FOE input to output disable                        |      | 5          | 15  | 3             | 14  | 3     | 12     | ns    |        |  |

<sup>\*</sup>Commercial/Industrial Only

X5209

# **Incremental Parameters**

|   |   |      | XC7236A-25 |     | XC723 | 86A-20 | *XC72 | 36A-16 |       |
|---|---|------|------------|-----|-------|--------|-------|--------|-------|
| Symbol  | Parameter   | Fig. | Min        | Max | Min   | Max    | Min   | Max    | Units |
| t <sub>PDT1</sub><br>(Note 2)                     | Arithmetic carry delay between adjacent Macrocells  | 12   |            | 1.2 |       | 1.2    |       | 1      | ns    |
| t <sub>PDT8</sub><br>(Note 2)                     | Arithmetic carry delay through 9 adjacent Macrocells in a Function Block                                | 12   |            | 6   |       | 5      |       | 3      | ns    |
| t <sub>PDT9</sub><br>(Note 2)                     | Arithmetic carry delay through 10 Macrocells from Macrocell #n to Macrocell #n in next F Block          | 12   |            | 9   |       | 6      |       | 4      | ns    |
| tCOF1   | Incremental delay from UIM-input (for P-Term clock) to registered Macrocell feedback                    | 13   |            | 12  |       | 7      |       | 5      | ns    |
| t <sub>COF2</sub><br>(Note 3)                     | Incremental delay from FastCLK net to latched/registered UIM-input                                      | 13   |            | 1   |       | 1      |       | 1      | ns    |
| t <sub>PDF</sub><br>(Note 1)                      | Incremental delay from UIM-input to nonregistered Macrocell feedback                                    | 13   |            | 22  |       | 14     |       | 10     | ns    |
| t <sub>AOF</sub>                                  | Incremental delay from UIM-input (Set/Reset) to registered Macrocell feedback                           | 13   |            | 22  |       | 14     |       | 10     | ns    |
| tOEF'   | Incremental delay from UIM-input (used as output-enable/disable) to Macrocell feedback                  | 13   |            | 14  |       | 7      |       | 5      | ns    |
| t <sub>IN +</sub><br>t <sub>OUT</sub><br>(Note 4) | Propagation delay<br>through unregistered input pad (to UIM)<br>plus output pad driver (from Macrocell) | 13   |            | 18  |       | 18     |       | 15     | ns    |


<sup>\*</sup>Commercial/Industrial Only

### Power-up/Reset Timing Parameters

| Symbol                        | Parameter   | Min | Тур | Max  | Units |
|-------------------------------|---|-----|-----|------|-------|
| t <sub>WMR</sub>              | Master Reset input Low pulse width                      | 100 |     |      | ns    |
| t <sub>rVCC</sub><br>(Note 6) | V <sub>CC</sub> rise time (if MR not used for power-up) |     |     | 5    | μs    |
| t <sub>RESET</sub>            | Configuration completion time (to outputs operational)  |     | 350 | 1000 | μs    |

Notes: 1. Specifications account for logic paths which use the maximum number of available product terms and the ALU.

- 2. Arithmetic carry delays are measured as the increase in required set-up time to adjacent Macrocell(s) for an adder with registered outputs.
- 3. Parameter t<sub>COF2</sub> is derived as the difference between the clock period for pipelining input-to-Macrocell registers (1/f<sub>CLK3</sub>) and the non-registered input set-up time (t<sub>SU</sub>).
- 4. Parameter t<sub>IN</sub> represents the delay from an input or I/O pin to a UIM-input (or from a FastCLK pin to the Fast CLK net); t<sub>OUT</sub> represents the delay from a Macrocell output (feedback point) to an output or I/O pin. Only the sum of t<sub>IN</sub> + t<sub>OUT</sub> can be derived from measurements, e.g., t<sub>IN</sub> + t<sub>OUT</sub> = t<sub>SU</sub> + t<sub>CO</sub> 1/f<sub>CYC</sub>.
- 5. Not tested but derived from appropriate pulse-widths, set-up time and hold-time measurements.
- Due to the synchronous operation of the power-up reset and the wide range of ways V<sub>CC</sub> can rise to its steady state, V<sub>CC</sub> rise must be monotonic. Following reset, the Clock, Reset and Set inputs must not be asserted until all applicable input and feedback set-up times are met.



| Output Type | V <sub>CCIO</sub> | V <sub>TEST</sub> | R <sub>1</sub> | R <sub>2</sub> | CL    |
|-------------|-------------------|-------------------|----------------|----------------|-------|
| 0           | 5.0 V             | 5.0 V             | 310 Ω          | 195 Ω          | 35 pF |
|             | 3.3 V             | 3.3 V             | 260 Ω          | 360 Ω          | 35 pF |

X3489

Figure 5. AC Load Circuit

### **Timing and Delay Path Specifications**

The delay path consists of three blocks that can be connected in series:

- Input Buffer and associated latch or register
- Logic Resource (UIM, AND-array and Macrocell)
- · Three-state Output Buffer

All inputs have the same delay, regardless of fan-out or location. All logic resources have the same delay, regardless of logic complexity, interconnect topology or location on the chip. All outputs have the same delay. The achievable clock rate is, therefore, determined only by the input method (direct, latched or registered) and the number of times a signal passes through the combinatorial logic.

### **Timing and Delay Path Descriptions**

Figure 6 defines the max clock frequency (with feedback). Any Macrocell output can be fed back to the UIM as an input for the next clock cycle. The parameters f<sub>CYC</sub> and f<sub>CYC1</sub> specify the maximum operating frequency for FastCLK and product-term clock operation respectively.

Figure 7 specifies the max operating frequency ( $f_{CLK3}$ ) for pipelined operation between the input registers and the Macrocell registers, using FastCLK.

Figure 8 defines the set-up and hold times from the data inputs to the product-term clock used by the output register.

Figure 9 defines the set-up and hold times from the data inputs to the FastCLK used by the output register.

Figure 10 defines the set-up and hold times from the data input to the FastCLK used in an input register.

Figure 11 shows the waveforms for the Macrocell and control paths.

Figure 12 defines the carry propagation delays between Macrocells and between Function Blocks. The parameters describe the delay from the CIN, D1 and D2 inputs of a Macrocell ALU to the CIN input of the adjacent Macrocell ALU. These delays must be added to the standard Macrocell delay path ( $t_{PD}$  or  $t_{SU}$ )to determine the performance of an arithmetic function.

Figure 13 defines the incremental parameters for the standard Macrocell logic paths. These incremental parameters are used in conjunction with pin-to-pin parameters when calculating compound logic path timing. Incremental parameters are derived indirectly from other pin-to-pin measurement.




Figure 6. Delay Path Specifications for f<sub>CYC</sub> and f<sub>CYC1</sub>




Figure 7. Delay Path Specification for f<sub>CLK3</sub>




Figure 8. Delay Path Specification for  $t_{\text{SU1}}$  and  $t_{\text{H1}}$ 




Figure 9. Delay Path Specification for  $t_{\text{SU}}$  and  $t_{\text{H}}$ 




Figure 10. Delay Path Specification for  $t_{\text{SU2}}$  and  $t_{\text{H2}}$ 






Figure 11. Principal Pin-to-Pin Measurements




Figure 12. Arithmetic Timing Parameters




Figure 13. Incremental Timing Parameters


#### 44-Pin LCC Pinouts

| Pin # | Input        |                   | Output |
|-------|--------------|-------------------|--------|
| 1     | Master Reset | $V_{PP}$          |        |
| 2     | Input        |                   | MC2-1  |
| 3     | Input        |                   |        |
| 4     | Input        |                   |        |
| 5     | Input        |                   | MC2-4  |
| 6     | Input        |                   | MC2-5  |
| 7     |              | GND               |        |
| 8     | Input        |                   | MC2-6  |
| 9     | FastCLK0     |                   | MC2-7  |
| 10    | FastCLK1     |                   | MC2-8  |
| 11    | FastCLK2     |                   | MC2-9  |
| 12    |              | V <sub>CCIO</sub> |        |
| 13    | Input        |                   | MC1-1  |
| 14    | Input        |                   | MC1-2  |
| 15    | Input        |                   | MC1-3  |
| 16    | Input        |                   | MC1-4  |
| 17    |              | GND               |        |
| 18    | Input        |                   | MC1-5  |
| 19    | Input        |                   | MC1-6  |
| 20    | Input/FI     |                   | MC1-7  |
| 21    | Input/FI     |                   | MC1-8  |
| 22    | Input/FI     |                   | MC1-9  |

| Pin # | Input    | Output             |
|-------|----------|--------------------|
| 23    |          | V <sub>CCIO</sub>  |
| 24    | Input/FI | MC4-9              |
| 25    | Input/FI | MC4-8              |
| 26    | Input/FI | MC4-7              |
| 27    | Input    | MC4-6              |
| 28    | Input    | MC4-5              |
| 29    |          | GND                |
| 30    | Input    | MC4-4              |
| 31    | Input    | MC4-3              |
| 32    | FastOE   | MC4-2              |
| 33    | Input    | MC4-1              |
| 34    |          | V <sub>CCINT</sub> |
| 35    | Input/FI | MC3-9              |
| 36    | Input/FI | MC3-8              |
| 37    | Input/FI | MC3-7              |
| 38    | Input    | MC3-6              |
| 39    |          | GND                |
| 40    | Input    | MC3-5              |
| 41    | Input    | MC3-4              |
| 42    | Input    | MC3-3              |
| 43    | Input    | MC3-2              |
| 44    | Input    | MC3-1              |

FI = Fast Input

# **Ordering Information**



**Temperature Options** 

С

М

XC7236A -25 25 ns (40 MHz) sequential cycle time

-20 20 ns (50 MHz) sequential cycle time

-16 16 ns (60 MHz) sequential cycle time (commercial and industrial only)

### **Package Options**

PC44 44-Pin Plastic Leaded Chip Carrier WC44 44-Pin Windowed Ceramic Leaded Chip Carrier

# **Component Availability**

| Pins        | 4               | 4 68 84 |      | 68 84           |                 |                 |                |  |
|-------------|-----------------|---------|------|-----------------|-----------------|-----------------|----------------|--|
| Туре        | Plastic<br>PLCC |         |      | Ceramic<br>CLCC | Plastic<br>PLCC | Ceramic<br>CLCC | Ceramic<br>PGA |  |
| Code        | PC44            | WC44    | PC68 | WC68            | PC84            | WC84            | PG84           |  |
| -25         | CI              | CI(M)   |      |                 |                 |                 |                |  |
| XC7236A -20 | CI              | CI(M)   |      |                 |                 |                 | 1              |  |
| -16         | CI              | CI      |      |                 |                 |                 |                |  |

Parenthesis indicate future product plans

X5273

Commercial 0°C to 70°C

-40°C to 85°C

-55°C to 125°C (Case)

Industrial

Military



# XC7272A 72-Macrocell CMOS EPLD

### **Preliminary Product Specifications**

### **Features**

- Second-Generation High Density Programmable Logic Device
- UV-erasable CMOS EPROM technology
- 72 Macrocells, grouped into eight Function Blocks, interconnected by a programmable Universal Interconnect Matrix
- Each Function Block contains a programmable ANDarray with 21 complementary inputs, providing up to 16 product terms per Macrocell
- · Enhanced logic features:
  - 2-input Arithmetic Logic Unit in each Macrocell
  - Dedicated fast carry network between Macrocells
  - Wide AND capability in the Universal Interconnect Matrix
- Identical timing for all interconnect paths and for all Macrocell logic paths
- 72 signal pins in the 84-pin packages
   42 I/Os, 12 inputs, 18 outputs
- Each input is programmable
   Direct, latched, or registered
- I/O-pin is usable as input when Macrocell is buried
- · Two high-speed, low-skew global clock inputs
- 68-pin and 84-pin leaded chip carrier packages and 84-pin Pin-Grid-Array packages

### **General Description**

The XC7272A is a second-generation High Density Programmable Logic Device that combines the classical features of the PAL-like EPLD architecture with innovative systems-oriented logic enhancements. This favors the implementation of fast state machines, large synchronous counters and fast arithmetic, as well as multi-level general-purpose logic. Performance, measured in achievable system clock rate and critical delays, is not only predictable, but independent of physical logic mapping, interconnect routing, and resource utilization. Performance, therefore, remains invariant between design iterations. The propagation delay through interconnect and logic is constant for any function implemented in any one of the output Macrocells.

The functional versatility of the traditional programmable logic array architecture is enhanced through additional gating and control functions available in an Arithmetic Logic Unit (ALU) in each Macrocell. Dedicated fast arithmetic carry lines running directly between adjacent Macrocells and Function Blocks support fast adders, subtractors and comparators of any length up to 72 bits.

This additional ALU in each Macrocell can generate any combinatorial function of two sums of products, and it can generate and propagate arithmetic-carry signals between adjacent Macrocells and Functional Blocks.

The Universal Interconnect Matrix (UIM) facilitates unrestricted, fixed-delay interconnects from all device inputs and Macrocell outputs to any Function Block AND-array input. The UIM can also perform a logical AND across any number of its incoming signals on the way to any Functional Block, adding another level of logic without additional delay. This supports bidirectional loadable synchronous counters of any size up to 72 bits, operating at the specified maximum device frequency

As a result of these logic enhancements, the XC7272A can deliver high performance even in designs that combine large numbers of product terms per output, or need more layers of logic than AND-OR, or need a wide AND function in some of the product terms, or perform wide arithmetic functions.

Automated design mapping and optimization is supported by Xilinx XEPLD development software based on design capture using third-party schematic entry tools, PLD compilers or direct text-based equation files. Design mapping is completed in a few minutes on a PC, or workstation.

#### **Architectural Overview**

Figure 1 shows the XC7272A structure. Eight Function Blocks (FBs) are all interconnected by a central UIM. Each FB receives 21 signals from the UIM and each FB produces nine signals back into the UIM. All device inputs are also routed via the UIM to all FBs. Each FB contains nine output Macrocells that draw from a programmable AND array driven by the 21 signals from the UIM. Most Macrocells drive a 3-state chip output, all feed back into the UIM.




Figure 1. XC7272A Architecture

### **Function Blocks and Macrocells**

The XC7272A contains 72 Macrocells with identical structure, grouped into eight Function Blocks of nine Macrocells each. Each Macrocell is driven by product terms derived from the 21 inputs from the UIM into the Function Block.

Five product terms are private to each Macrocell; an additional 12 product terms are shared among the nine Macrocells in any Function Block. One of the private product terms is a dedicated clock for the flip-flop in the Macrocell. See the description on page 3-24 for other clocking options.

The remaining four private product terms can be selectively ORed together with up to three of the shared product terms, and drive one input to an Arithmetic Logic Unit. The other input to the ALU is driven by the OR of up-to-nine product terms from the remaining shared product terms.

As a programmable option, two of the private product terms can be used for other purposes. One is the asynchronous active-High Reset of the Macrocell flip-flop, the other can be either an asynchronous active-High Set of the Macrocell flip-flop, or provide an active-High Output-Enable signal from any one of the Function Block inputs.

The Arithmetic Logic Unit has two programmable modes: In the *logic mode,* it is a 2-input function generator, a 4-bit look-up table, that can be programmed to generate any Boolean function of its two inputs. It can OR them, widening the OR function to max 16 inputs; it can AND them, which means that one sum of products can be used to mask the other; it can XOR them, toggling the flip-flop or comparing the two sums of products. Either or both of the sum-of-product inputs to the ALU can be inverted, and either or both can be ignored. The ALU can implement one additional layer of logic without any speed penalty.

In the arithmetic mode, the ALU block can be programmed to generate the arithmetic sum or difference of two operands, combined with a carry signal coming from the lower Macrocell; it also feeds a carry output to the next higher Macrocell. This carry propagation chain crosses the boundaries between Function Blocks, but it can also be configured 0 or 1 when it enters a Function Block.

This dedicated carry chain overcomes the inherent speed and density problems of the traditional EPLD architecture, when trying to perform arithmetic functions like add, subtract, and magnitude compare.




Figure 2. Function Block and Macrocell Schematic Diagram

The ALU output drives the D input of the Macrocell flip-flop.

Each flip-flop has several programmable options:

One option is to eliminate the flip-flop by making it transparent, which makes the Q output identical with the D input, independent of the clock.

If this option is *not* programmed, the flip-flop operates in the conventional manner, triggered by the rising edge on its clock input.

The clock source is programmable: It is either the dedicated product term mentioned above, or it is one of the two global FastCLK signals that are distributed with short delay and minimal skew over the whole chip.

The asynchronous Set and Reset (Clear) inputs override the clocked operation. If both asynchronous inputs are active simultaneously, Reset overrides Set. Upon powerup, each Macrocell flip-flop can be preloaded with either 0 or 1.

In addition to driving the chip output buffer, the Macrocell output is also routed back as an input to the UIM. When the Output Enable product term mentioned above is not active, this feedback line is forced High and thus disabled.

### **Universal Interconnect Matrix**

The UIM receives 126 inputs: 72 from the 72 Macrocells, 42 from bidirectional I/O pins, and 12 from dedicated input pins. Acting as an unrestricted crossbar switch, the UIM generates 168 output signals, 21 to each Function Block.

Any one of the 126 inputs can be programmed to be connected to any number of the 168 outputs. The delay through the array is constant, independent of the apparent routing distance, the fan-out, fan-in, or routing complexity. Routability is not an issue: Any UIM input can drive any UIM output, even multiple outputs, and the delay is constant.

When multiple inputs are programmed to be connected to the same output, this output becomes the AND of the input signals if the levels are interpreted as active High. By choosing the appropriate signal inversion in the Macrocell outputs and the Function Block AND-array input, this AND-logic can also be used to implement a NAND, OR, or NOR function, thus offering an additional level of logic without any speed penalty.

A Macrocell feedback signal that is disabled by the output enable product term represents a High input to the UIM. Several such Macrocell outputs programmed onto the




Figure 3. Input/Output Schematic

same UIM output thus emulating a 3-state bus line. If one of the Macrocell outputs is enabled, the UIM output assumes that same level.

#### **Outputs**

Sixty of the 72 Macrocells drive chip outputs directly through 3-state output buffers, each individually controlled by the Output Enable product term mentioned above. For bidirectional I/O pins, an additional programmable cell can optionally disable the output permanently. The buried flipflop is then still available for internal feedback, and the pin can still be used as a separate input

### Inputs

Each signal input to the chip is programmable as either direct, latched, or registered in a flip-flop. Latch and flip-flop can be programmed with either of the two FastCLK signals as latch enable or clock. The latch is transparent when FastCLK is High, and the flip-flop clocks on the rising edge of FastCLK. Registered inputs allow high system clock rates by pipelining the inputs before they incur the combinatorial delay in the device, in cases where a pipeline cycle is acceptable.

The direct, latched, or registered inputs then drive the UIM. There is no propagation-delay difference between pure inputs and I/O inputs.

### Programming and Using the XC7272A

The features and capabilities described above are used by the Xilinx XEPLD development software to program the device according to the specification given either through schematic entry, or through a behavioral description expressed in Boolean equations. The user can specify a security bit that prevents any reading of the programming bit map after the device has been programmed and verified.

The device is programmed in a manner similar to an EPROM (ultra-violet light erasable read-only memory) using the Intel Hex or JEDEC format. Programming support is available from a number of programmer manufacturers. The UIM connections and Function Block ANDarray connections are made directly by non-volatile EPROM cells. Other control bits are read out of the EPROM array and stored into latches just after power-up. This method, common among EPLD devices, requires either a very fast V<sub>CC</sub> rise time (<5 µs) or the application of a master-reset signal delayed at least until V<sub>CC</sub> has reached the required operating voltage. The latter can be achieved using a simple capacitor and pull-up resistor on the MR pin (the RC product should be larger than twice the V<sub>CC</sub> rise time). The power-up or reset signal initiates a selftimed configuration period lasting about 350 µs (t<sub>RESET</sub>), during which all device outputs remain disabled and programmed preload state values are loaded into the macrocell registers.

Unused input and I/O pins should be tied to ground or Vcc or some valid logic level. This is common practice for all CMOS devices to avoid dissipating excess current through the input-pad circuitry.

The recommended decoupling capacitance on the three  $V_{CC}$  pins should total 1  $\mu F$  using high-speed (tantalum or ceramic) capacitors.




Figure 4. Typical I<sub>CC</sub> vs Frequency for XC7272A Configured as Sixteen 4-bit Counters ( $V_{CC}$  = +5.0 V,  $V_{IN}$  =  $V_{CC}$  or GND, all outputs open)

### **Absolute Maximum Ratings**

|                  |  |              | Units |
|------------------|--|--------------|-------|
| V <sub>CC</sub>  | Supply voltage relative to GND                           | −0.5 to 7.0  | ٧     |
| V <sub>IN</sub>  | Input voltage with respect to GND                        | -0.5 to 7.0  | ٧     |
| V <sub>TS</sub>  | Voltage applied to 3-state output                        | -0.5 to 7.0  | V     |
| T <sub>STG</sub> | Storage temperature                                      | -65 to + 150 | °C    |
| T <sub>SOL</sub> | Maximum soldering temperature (10 s @ 1/16 in. = 1.5 mm) | + 260        | °C    |

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

### **Operating Conditions**

|                 |  | Min  | Max                   | Units |
|-----------------|--|------|-----------------------|-------|
| V <sub>CC</sub> | Supply voltage relative to GND Commercial T <sub>A</sub> = 0°C to 70°C   | 4.75 | 5.25                  | ٧     |
|                 | Supply voltage relative to GND Industrial T <sub>A</sub> = -40°C to 85°C | 4.5  | 5.5                   | ٧     |
|                 | Supply voltage relative to GND Military T <sub>C</sub> = -55°C to 125°C  | 4.5  | 5.5                   | ٧     |
| V <sub>IH</sub> | High-level input voltage   | 2.0  | V <sub>CC</sub> + 0.3 | ٧     |
| V <sub>IL</sub> | Low-level input voltage  | 0    | 0.8                   | ٧     |

### **DC Characteristics Over Operating Conditions**

|                 |  | Min   | Max        | Units |
|-----------------|--|-------|------------|-------|
| V <sub>OH</sub> | High-level output voltage @ IoH = -4 mA , Vcc min                      | 2.4   |            | ٧     |
| V <sub>OL</sub> | Low-level output voltage @ loL = 8 mA , Vcc min                        |       | 0.5        | ٧     |
| I <sub>CC</sub> | Supply current V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max, f = 0 MHz | 252 m | 252 mA Typ |       |
| I <sub>IL</sub> | Input Leakage current  | -10   | +10        | μА    |
| l <sub>oz</sub> | Output High-Z leakage current  | -100  | +100       | μА    |
| C <sub>IN</sub> | Input capacitance (sample tested)                                      |       | 10         | pF    |

# **AC Timing Requirements**

|                              |   |      | XC72 | 72A-25 | XC72 | 72A-20 | *XC72 | 72A-16 |       |
|------------------------------|---|------|------|--------|------|--------|-------|--------|-------|
| Symbol                       | Parameter   | Fig. | Min  | Max    | Min  | Max    | Min   | Max    | Units |
| f <sub>CYC</sub><br>(Note 1) | Max sequential toggle frequency (with feedback) using FastCLK                               | 6    | 40   |        | 50   |        | 60    |        | MHz   |
| fCYC1<br>(Note 1)            | Max sequential toggle frequency (with feedback) using a Product-Term clock                  | 6    | 40   |        | 50   |        | 60    |        | MHz   |
| f <sub>CLK</sub><br>(Note 5) | Max Macrocell register transmission frequency (without feedback) using FastCLK              |      | 59   |        | 60   |        | 60    |        | MHz   |
| fCLK1<br>(Note 5)            | Max Macrocell register transmission frequency (without feedback) using a Product-Term clock |      | 50   |        | 50   |        | 60    |        | MHz   |
| fCLK2<br>(Note 5)            | Max input register transmission frequency (without feedback) using FastCLK                  |      | 67   |        | 67   |        | 67    |        | MHz   |
| fCLK3<br>(Note 1)            | Max input register to Macrocell register pipeline frequency using FastCLK                   | 7    | 40   |        | 50   |        | 60    |        | MHz   |
| t <sub>WL</sub>              | FastCLK Low pulse width   |      | 7.5  |        | 7.5  |        | 6     |        | ns    |
| twH                          | FastCLK High pulse width 11 7.5 7.4   |      | 7.5  |        | 6    |        | ns    |        |       |
| t <sub>W1</sub>              | Product-Term clock pulse width (active/inactive)  |      |      |        | 7    |        | ns    |        |       |
| tsu                          | Input to Macrocell register set-up time before FastCLK                                      | 9    | 24   |        | 19   |        | 15    |        | ns    |
| t <sub>H</sub>               | Input to Macrocell register hold time after FastCLK   | 9    | -7   |        | -4   |        | -4    |        | ns    |
| t <sub>SU1</sub><br>(Note 1) | Input to Macrocell register set-up time before Product-Term clock                           | 8    | 10   |        | 8    |        | 6     |        | ns    |
| t <sub>H1</sub>              | Input to Macrocell register hold time after Product-Term clock                              | 8    | 0    |        | 0    |        | 0     |        | ns    |
| t <sub>SU2</sub>             | Input to register/latch set-up time before FastCLK  | 10   | 8    |        | 8    |        | 6     |        | ns    |
| t <sub>H2</sub>              | Input to register/latch set-up time after FastCLK   | 10   | 0    |        | 0    |        | 0     |        | ns    |
| t <sub>WA</sub>              | Set/Reset pulse width   | 11   | 12   |        | 10   |        | 8     |        | ns    |
| t <sub>RA</sub>              | Set/Reset input recovery set-up time before FastCLK   | 11   | 20   |        | 20   |        | 16    |        | ns    |
| tHA                          | Set/Reset input hold time after FastCLK   | 11   | -5   |        | -3   |        | -3    |        | ns    |
| t <sub>RA1</sub>             | Set/Reset input recovery time before P-Term clock   | 11   | 6    |        | 5    |        | 4     |        | ns    |
| t <sub>HA1</sub>             | Set/Reset input hold time after P-Term clock  | 11   | 9    |        | 8    |        | 6     |        | ns    |
| tHRS                         | Set/Reset input hold time after Reset/Set inactive  |      | 10   |        | 8    |        | 6     |        | ns    |

<sup>\*</sup>Commercial/Industrial Only

# **Propagation Delays**

|                              |   |      | XC7272A-25 |     | XC7272A-20 |     | *XC7272A-16 |     |       |
|------------------------------|---|------|------------|-----|------------|-----|-------------|-----|-------|
| Symbol                       | Parameter                                     | Fig. | Min        | Max | Min        | Max | Min         | Max | Units |
| tco                          | FastCLK input to registered output delay      | 11   | 5          | 16  | 3          | 14  | 3           | 12  | ns    |
| t <sub>CO1</sub>             | P-Term clock input to registered output delay | 11   | 10         | 30  | 6          | 25  | 6           | 21  | ns    |
| t <sub>AO</sub>              | Set/Reset input to registered output delay    | 11   | 13         | 40  | 8          | 32  | 8           | 25  | ns    |
| t <sub>PDD</sub><br>(Note 1) | Input to nonregistered output delay           | 11   | 13         | 40  | 8          | 32  | 8           | 25  | ns    |
| tOE                          | Input to output enable                        | 11   | 11         | 32  | 7          | 25  | 7           | 22  | ns    |
| t <sub>OD</sub>              | Input to output disable                       |      | 11         | 32  | 7          | 25  | 7           | 22  | ns    |

<sup>\*</sup>Commercial/Industrial Only

X5212

Notes 1. Specifications account for logic paths which use the maximum number of available product terms and the ALU.

# **Incremental Parameters**

|   |   |      | XC723 | 36A-25 | XC723 | 86A-20 | *XC723 | 36A-16 |       |
|---|---|------|-------|--------|-------|--------|--------|--------|-------|
| Symbol  | Parameter   | Fig. | Min   | Max    | Min   | Max    | Min    | Max    | Units |
| t <sub>PDT1</sub><br>(Note 2)                     | Arithmetic carry delay between adjacent Macrocells  | 12   |       | 1.6    |       | 1.2    |        | 1      | ns    |
| t <sub>PDT8</sub><br>(Note 2)                     | Arithmetic carry delay through 9 adjacent Macrocells in a Function Block                                | 12   |       | 10     |       | 8      |        | 6      | ns    |
| t <sub>PDT9</sub><br>(Note 2)                     | Arithmetic carry delay through 10 Macrocells from Macrocell #n to Macrocell #n in next F Block          | 12   |       | 14     |       | 12     |        | 10     | ns    |
| tCOF  | Incremental delay from FastCLK net to registered output feedback  | 13   |       | 1      |       | 1      |        | 1      | ns    |
| t <sub>COF1</sub>                                 | Incremental delay from UIM-input (for P-Term clock) to registered Macrocell feedback                    | 13   |       | 1.5    |       | 12     |        | 10     | ns    |
| t <sub>COF2</sub><br>(Note 3)                     | Incremental delay from FastCLK net to latched/registered UIM-input                                      | 13   |       | 1      |       | 1      |        | 1      | ns    |
| t <sub>PDF</sub><br>(Note 1)                      | Incremental delay from UIM-input to nonregistered Macrocell feedback                                    | 13   |       | 25     |       | 19     |        | 14     | ns    |
| tAOF  | Incremental delay from UIM-input (Set/Reset) to registered Macrocell feedback                           | 13   |       | 25     |       | 19     |        | 14     | ns    |
| t <sub>OEF</sub>                                  | Incremental delay from UIM-input (used as output-enable/disable) to Macrocell feedback                  | 13   |       | 17     |       | 12     |        | 11     | ns    |
| t <sub>IN +</sub><br>t <sub>OUT</sub><br>(Note 4) | Propagation delay<br>through unregistered input pad (to UIM)<br>plus output pad driver (from Macrocell) | 13   |       | 15     |       | 13     |        | 11     | ns    |


<sup>\*</sup>Commercial/Industrial Only

### Power-up/Reset Timing Parameters

| Symbol             | Description   | Min | Тур | Max  | Units |
|--------------------|---|-----|-----|------|-------|
| t <sub>WMR</sub>   | Master Reset input Low pulse width                      | 100 |     |      | ns    |
| t <sub>rVCC</sub>  | V <sub>CC</sub> rise time (if MR not used for power-up) |     |     | 5    | μs    |
| t <sub>RESET</sub> | Configuration completion time (to outputs operational)  |     | 350 | 1000 | μs    |

Notes 1. Specifications account for logic paths which use the maximum number of available product terms and the ALU.

- Arithmetic carry delays are measured as the increase in required set-up time to adjacent Macrocell(s) for an adder with registered outputs.
- 3. Parameter t<sub>COF2</sub> is derived as the difference between the clock period for pipelining input-to-Macrocell registers (1/f<sub>CLK3</sub>) and the non-registered input set-up time (t<sub>SU</sub>).
- 4. Parameter t<sub>IN</sub> represents the delay from an input or I/O pin to a UIM-input (or from a FastCLK pin to the Fast CLK net); t<sub>OUT</sub> represents the delay from a Macrocell output (feedback point) to an output or I/O pin. Only the sum of t<sub>IN</sub> + t<sub>OUT</sub> can be derived from measurements, e.g., t<sub>IN</sub> + t<sub>OUT</sub> = t<sub>SU</sub> + t<sub>CO</sub> - 1/f<sub>CYC</sub>.
- 5. Not tested but derived from appropriate pulse-widths, set-up time and hold-time measurements.



| Output Type | V <sub>CCIO</sub> | V <sub>TEST</sub> | R <sub>1</sub> | R <sub>2</sub> | CL    |
|-------------|-------------------|-------------------|----------------|----------------|-------|
| 0           | 5.0 V             | 5.0 V             | 450 Ω          | 245 Ω          | 35 pF |

X3490

Figure 5. AC Load Circuit

### Timing and Delay Path Specifications

The delay path consists of three blocks that can be connected in series:

- Input Buffer and associated latch or register
- · Logic Resource (UIM, AND-array and Macrocell)
- · Three-state Output Buffer

All inputs have the same delay, regardless of fan-out or location. All logic resources have the same delay, regardless of logic complexity, interconnect topology or location on the chip. All outputs have the same delay. The achievable clock rate is, therefore, determined only by the input method (direct, latched or registered) and the number of times a signal passes through the combinatorial logic.

### **Timing and Delay Path Descriptions**

Figure 6 defines the max clock frequency (with feedback). Any Macrocell output can be fed back to the UIM as an input for the next clock cycle. Figure 6 shows the relevant delay path. The parameters  $f_{\text{CYC}}$  and  $f_{\text{CYC1}}$  specify the maximum operating frequency for FastCLK and product-term clock operation respectively.

Figure 7 specifies the max operating frequency (f<sub>CLK3</sub>) for pipelined operation between the input registers and the Macrocell registers, using FastCLK.

Figure 8 defines the set-up and hold times from the data inputs to the product-term clock used by the output register.

Figure 9 defines the set-up and hold times from the data inputs to the FastCLK used by the output register.

Figure 10 defines the set-up and hold times from the data input to the FastCLK used in an input register.

Figure 11 shows the waveforms for the Macrocell and control paths

Figure 12 defines the carry propagation delays between Macrocells and between Function Blocks. The parameters describe the delay from the  $C_{\rm IN}$ , D1 and D2 inputs of a Macrocell ALU to the  $C_{\rm IN}$  input of the adjacent Macrocell ALU. These delays must be added to the standard Macrocell delay path  $(t_{\rm PD}$  or  $t_{\rm SU})$  to determine the performance of an arithmetic function.

Figure 13 defines the incremental parameters for the standard Macrocell logic paths. These incremental parameters are used in conjunction with pin-to-pin parameters when calculating compound logic path timing. Incremental parameters are derived indirectly from other pin-to-pin measurement.




Figure 6. Delay Path Specifications for f<sub>CYC</sub> and f<sub>CYC1</sub>




Figure 7. Delay Path Specification for  $f_{CLK3}$ 




Figure 8. Delay Path Specification for  $\mathbf{t}_{\text{SU1}}$  and  $\mathbf{t}_{\text{H1}}$ 




Figure 9. Delay Path Specification for  $\mathbf{t}_{\mathrm{SU}}$  and  $\mathbf{t}_{\mathrm{H}}$ 




Figure 10. Delay Path Specification for  $\rm t_{SU2}$  and  $\rm t_{H2}$ 






Figure 11. Principal Pin-to-Pin Measurements




Figure 12. Arithmetic Timing Parameters




Figure 13. Incremental Timing Parameters




# 68-Pin LCC, 84-Pin LCC and PGA Pinouts

|        | T            |          |        |        |
|--------|--------------|----------|--------|--------|
| 68 LCC |              | 272A out | 84 LCC | 84 PGA |
| 1      | Master Reset |          | 1      | F-9    |
| 2      | Input        |          | 2      | F-11   |
| -      | Input        |          | 3      | E-11   |
| -      | Input        |          | 4      | E-10   |
| 3      | Input        |          | 5      | E-9    |
| 4      | Input        |          | 6      | D-11   |
| 5      | Input        |          | 7      | D-10   |
| 6      | GRO          | UND      | 8      | C-11   |
| 7      | Fast CLK0    | MC4-4    | 9      | B-11   |
| 8      | Fast CLK1    | MC4-3    | 10     | C-10   |
| 9      | Input        | MC4-2    | 11     | A-11   |
| 10     | Input        | MC4-1    | 12     | B-10   |
| 11     |              | MC3-8    | 13     | B-9    |
| 12     |              | MC3-7    | 14     | A-10   |
| 13     |              | MC3-6    | 15     | A-9    |
| 14     |              | MC3-5    | 16     | B-8    |
| 15     | GRO          | UND      | 17     | A-8    |
| -      |              | MC3-4    | 18     | B-6    |
| -      |              | MC3-3    | 19     | B-7    |
| -      |              | MC3-2    | 20     | A-7    |
| -      |              | MC3-1    | 21     | C-7    |
| 16     | v            | cc       | 22     | C-6    |
| 17     | Input        | MC2-9    | 23     | A-6    |
| 18     | Input        | MC2-8    | 24     | A-5    |
| 19     | Input        | MC2-7    | 25     | B-5    |
| 20     | Input        | MC2-6    | 26     | C-5    |
| 21     | GRO          | UND      | 27     | A-4    |
| 22     | Input        | MC2-5    | 28     | B-4    |
| 23     | Input        | MC2-4    | 29     | A-3    |
| 24     | Input        | MC2-3    | 30     | A-2    |
| 25     | Input        | MC2-2    | 31     | B-3    |
| 26     | Input        | MC2-1    | 32     | A-1    |
| 27     | Input        | MC1-9    | 33     | B-2    |
| 28     | Input        | MC1-8    | 34     | C-2    |
| 29     | Input        | MC1-7    | 35     | B-1    |
| 30     | Input        | MC1-6    | 36     | C-1    |
| 31     |              | UND      | 37     | D-2    |
| 32     | Input        | MC1-5    | 38     | D-1    |
| 33     | Input        | MC1-4    | 39     | E-3    |
| 34     | Input        | MC1-3    | 40     | E-2    |
| -      | Input        | MC1-2    | 41     | E-1    |
| -      | Input        | MC1-1    | 42     | F-2    |
|        |              |          |        |        |

| 68 LCC | in    | XC7272A out   | 84 LCC | 84 PGA |
|--------|-------|---|--------|--------|
| 35     |       | Vcc   | 43     | F-3    |
| -      | Input | MC8-9   | 44     | G-3    |
| -      | Input | MC8-8   | 45     | G-1    |
| 36     | Input | MC8-7   | 46     | G-2    |
| 37     | Input | MC8-6   | 47     | F-1    |
| 38     | Input | MC8-5   | 48     | H-1    |
| 39     |       | GROUND  | 49     | H-2    |
| 40     | Input | MC8-4   | 50     | J-1    |
| 41     | Input | MC8-3   | 51     | K-1    |
| 42     | Input | MC8-2   | 52     | J-2    |
| 43     | Input | MC8-1   | 53     | L-1    |
| 44     | Input | MC7-9   | 54     | K-2    |
| 45     | Input | MC7-8   | 55     | K-3    |
| 46     | Input | MC7-7   | 56     | L-2    |
| 47     | Input | MC7-6   | 57     | L-3    |
| 48     | Input | MC7-5   | 58     | K-4    |
| 49     |       | GROUND  | 59     | L-4    |
| 50     | Input | MC7-4   | 60     | J-5    |
| 51     | Input | MC7-3   | 61     | K-5    |
| 52     | Input | MC7-2   | 62     | L-5    |
| 53     | Input | MC7-1   | 63     | K-6    |
| 54     |       | Vcc   | 64     | J-6    |
| 55     |       | MC6-8   | 65     | J-7    |
| 56     |       | MC6-7   | 66     | L-7    |
| 57     |       | MC6-6   | 67     | K-7    |
| 58     |       | MC6-5   | 68     | L-6    |
| 59     |       | GROUND  | 69     | L-8    |
| -      |       | MC6-4   | 70     | K-8    |
| -      |       | MC6-3   | 71     | L-9    |
| •      |       | MC6-2   | 72     | L-10   |
|        |       | MC6-1   | 73     | K-9    |
| 60     | Input | MC5-4   | 74     | L-11   |
| 61     | Input | MC5-3   | 75     | K-10   |
| 62     | Input | MC5-2   | 76     | J-10   |
| 63     | Input | MC5-1   | 77     | K-11   |
| 64     |       | GROUND  | 78     | J-11   |
| 65     | Input |   | 79     | H-10   |
| 66     | Input |   | 80     | H-11   |
| 67     | Input |   | 81     | F-10   |
| 68     | Input |   | 82     | G-10   |
|        | Input | THE TAX SERVICE WAS A SERVICE | 83     | G-11   |
| -      | Input |   | 84     | G-9    |

# **Ordering Information**



### **Speed Options**

-25 25 ns (40 MHz) sequential cycle time-20 20 ns (50 MHz) sequential cycle time

-16 16 ns (60 MHz) sequential cycle time (commerial and industrial only)

### **Package Options**

PC68 68-Pin Plastic Leaded Chip Carrier
WC68 68-Pin Windowed Ceramic Leaded Chip

Carrier

PC84 84-Pin Plastic Leaded Chip Carrier WC84 84-Pin Windowed Ceramic Leaded Chip

Carrier

PG84 84-Pin Ceramic Windowed Pin Grid Array

### **Temperature Options**

М

C Commercial 0°C to 70°C I Industrial -40°C to 85°C

-55°C to 125°C (Case)

Military

# **Component Availability**

| Pins<br>Type |     | 4               | 14              | (               | 58              | 84              |                 |                |  |
|--------------|-----|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|--|
|              |     | Plastic<br>PLCC | Ceramic<br>CLCC | Plastic<br>PLCC | Ceramic<br>CLCC | Plastic<br>PLCC | Ceramic<br>CLCC | Ceramic<br>PGA |  |
| Code         |     | PC44            | WC44            | PC68            | WC68            | PC84            | WC84            | PG84           |  |
|              | -25 |                 |                 | CI              | CI              | CI              | CI(M)           | CI             |  |
| XC7272A      | -20 |                 |                 | CI              | CI              | CI              | CI              | CI             |  |
|              | -16 |                 |                 | CI              | CI              | CI              | CI              | CI             |  |

Parenthesis indicate future product plans



# **SECTION 5**

- 1 Xilinx EPLD Products
- 2 Direct PAL Conversion Using Xilinx EPLDs
- 3 XC7300 EPLD Family
- 4 XC7200A EPLD Family


# 5 Packages

- 6 Applications
- 7 Sales Offices







# **Package Outlines**




# 44-Pin Plastic PLCC (PC44)




44-Pin Windowed Ceramic CLCC (WC44)




# 68-Pin Plastic PLCC (PC68)




# 68-Pin Windowed CLCC (WC68)




# 84-Pin Plastic PLCC (PC84)




# 84-Pin Windowed CLCC (WC84)




# 84-Pin Ceramic PGA (PG84)



144-Pin Ceramic PGA (PG144)



# 160-Pin Plastic PQFP (PQ160)



225-Pin Plastic BGA (BG225)

| Package | Outlines |
|---------|----------|
| Package | Outlines |



# **SECTION 6**

- 1 Xilinx EPLD Products
- 2 Direct PAL Conversion Using Xilinx EPLDs
- 3 XC7300 EPLD Family
- 4 XC7200A EPLD Family
- 5 Packages

# 6 Applications

7 Sales Offices



# Using ABEL to Design with Xilinx EPLDs

By JEFFREY GOLDBERG

# Introduction

When it comes to programmable logic, silicon is only part of the solution. Software is required to translate ideas into reality. The Xilinx EPLD Translator (XEPLD) is the Xilinx EPLD software solution. Operating under the Xilinx XACT Design Manager (XDM), XEPLD is designed to work with familiar industry standard front end design tools. In addition to interfacing to schematic capture tools, XEPLD also works with industry standard PAL logic compilers and languages such as ABEL, CUPL and PALASM. Once the design is entered, XEPLD simply acts as a fitter, taking the design description and automatically partitioning the logic, then mapping it into the chosen Xilinx EPLD.




Figure 1. Development System Overview

Most logic compilers generate a PALASM Boolean equation file that can be read by XEPLD. ABEL however, also generates PLUSASM, the XEPLD native syntax. This allows designers to take advantage of PLUSASM expressions that target specific resources of these devices. Once the PLUSASM file is generated, a text editor is used to create a top level design file. Since this file need only contain declaration statements that manage the design (e.g. define the chip's inputs and outputs) it is created with a minimum of effort.

This application note illustrates the design flow for using ABEL to design with Xilinx EPLDs. ABEL-HDL language constructs that generate the most efficient PLUSASM equations are identified. Finally, techniques allowing the user to take advantage of the Xilinx EPLD input pad registers and the UIM ANDing capability are demonstrated.

# **ABEL Design Flow**

The ABEL design flow is illustrated in Figure 2. Using ABEL, the design is compiled, then optimized using REDUCE BY PIN - AUTO POLARITY (This option yields the best results for Xilinx EPLDs). PLUSASM is then selected from the ABEL XFER menu to generate the PLUSASM equation file, <filename>.pld.

The ABEL source code should contain a DEVICE statement, although a specific device need not be targeted when the design is compiled. This causes ABEL to place the required CHIP statement in the resulting PLUSASM file.




Figure 2. Development System Overview

The top level design file is written with a text editor. XEPLD reads this top level design file, concatenates the equations contained in the ABEL generated PLUSASM file and maps the design into the chosen Xilinx EPLD. A sample design file is shown in Figure 3. This design file, PORT\_4.PLD, was created for a Quad Ported Memory Controller, (See the Xilinx EPLD data book for the detailed application note). This file is written in PLUSASM and contains keywords that target architectural features of the Xilinx EPLD (e.g. input registers and UIM logic), but should look very familiar to those familiar with PALASM.

Like PALASM, this file begins with a title block for design documentation, followed by INCLUDE\_EQN keywords that instruct XEPLD to concatenate the PLUSASM equations contained in the three included files that were generated by the ABEL compiler for this design.

The CHIP statement contains the filename of the top level file (without the file extension) and targets a Xilinx EPLD.

INPUTPIN, OUTPUTPIN and NODE keywords then follow to define the devices inputs, outputs and nodes. This is followed by the FASTCLOCK keyword that assigns signals to the global FastClock lines.

The EQUATIONS keyword indicates where the equations section of the design file begins. After reading this keyword, XEPLD reads all of the equations in the included files.

After completing the top level design file, invoke the Xilinx Design Manager and do the following:

Select the target device:

Open up the FAMILY menu and select the XC7000 device family. Then open up the PART menu and select the target Xilinx EPLD.

· Integrate the equations:

Open up the FITTER menu and select FITEQN, then PORT\_4.PLD. XEPLD then processes the design to create the database file PORT\_4.VMH.

· Generate the device programming file:

Open up the VERIFY menu and select MAKEPRG, then PORT\_4.VMH. Assign the signature, PORT4.A, and XEPLD will now produce the device programming file, PORT 4.PRG.

The device can now be programmed and the correct system operation verified.

TITLE

**Quad-Ported Memory Controller** 

AUTHOR COMPANY Jeffrey Goldberg Xilinx

DATE 02/26/93

INCLUDE\_EQN 'DRC.PLD'
INCLUDE\_EQN 'ARBITER.PLD'
INCLUDE EQN 'REFRESH.PLD'

CHIP PORT\_4 XEPLD

INPUTPIN (RCLK=CLK) RESET

PORT\_A\_REQ PORT\_B\_REQ PORT\_C\_REQ PORT\_D\_REQ PORT\_A\_LOCK PORT\_B\_LOCK PORT\_C\_LOCK PORT\_D\_LOCK

WRITE BYTE0 BYTE1 BYTE2 BYTE3 BURST

OUTPUTPIN CASO CAS1 CAS2 CAS3 CLR RFRQ COLUMN\_ADDRESS

GRANT A GRANT B GRANT C GRANT D

RAS READY RFRQ WE

NODE ACCESS\_REQ DONE DRAM0 DRAM1 DRAM2 DRAM3 ARB0 ARB1 ARB2

QA QB QC QD QE QF QG QH QI QJ

NODE (UIM)

RESTART

**FASTCLOCK** 

CLK

**EQUATIONS** 

Figure 3. Top-Level Design File




Figure 4. Xilinx EPLD High Density Function Block




Figure 5. Xilinx EPLD Fast Function Block

# Xilinx EPLD Architecture

In order to understand which ABEL-HDL language constructs generate the most efficient PLUSASM code, the reader should have a rudimentary understanding of the Xilinx EPLD architecture. Each device consists of several PAL-like logic blocks, called Function Blocks (FBs), all interconnected by a fully populated switch matrix. Each High Density FB can be thought of as a 21V9 PAL, with 21 complementary inputs and 9 macrocells.

The High Density FB has 5 individual product terms per macrocell. In addition, there are 12 product terms that are shared between all 9 macrocells. Each macrocell can be configured as either registered or combinatorial. Each register has individual set, reset and output enable control and can be clocked either individually or by global clocks. In addition, each macrocell contains an available XOR gate that can be used for XOR functions or toggle flip flop emulation.

In addition to the High Density Function Blocks, each Xilinx XC7300 device contains Fast Function Blocks. These FBs are optimized for speed, and are architecturally different from the High Density FB. Each Fast FB can be thought of as a 24V9 PAL, with 24 complementary inputs and 9 outputs.

Like the High Density FB, there are 5 individual product terms per macrocell and each macrocell can be configured as registered or combinatorial. However, the macrocell is simplified to improve performance. The macrocell output has fixed output inversion (for high speed address decoders), no available XOR gate and may only be clocked by global clocks. The High Density Function Block shared product terms are also eliminated in favor of a higher performance product-term assignment function.

All of the Function Blocks on a Xilinx EPLD are interconnected by a fully populated Universal Interconnect Matrix (UIM).

In addition to serving as an interconnect, the structure of the UIM allows it to function as very wide input WIRED - AND array. This allows the EPLD to generate product terms in the UIM - just like a low density PAL AND array. And like a PAL, propagation delay is fixed regardless of the number of signals used to generate the product term, or the source and destination of those signals.

Xilinx EPLDs also have programmable I/O blocks for driving the device pins. The I/O blocks can be used to decouple the Function Block outputs from the device pins so the Function Blocks may be buried while still retaining the use of the pin as a device input. The I/O blocks also provide output inversion control and the ability to latch and register input signals.




Figure 7. I/O Block




Figure 6. XC7300 Dual Block Architecture

# Optimal ABEL-HDL Language Constructs For Xilinx EPLDS

The ABEL PLUSASM writer is capable of targeting the XOR gate available in each High Density Function Block macrocell. This is particularly useful when one wishes to emulate a T flip flop for counter implementations. Instead of declaring the function as a toggle flip flop, the ABEL ISTYPE 'REG,XOR' statement for the node or pin declaration should be used as shown in Figure 8. Then the ABEL XOR\_FACTORS keyword is used to define one input of the XOR gate. (See the 1993 Xilinx Databook for details on describing long counters for Xilinx EPLDs with ABEL)

The ABEL dot extensions supported by the ABEL PLUSASM writer are illustrated in Figure 9. Although both the Xilinx EPLD architecture and PLUSASM support dual feedback (separate feedback paths for the macrocell output and I/O pin input) to the UIM, the ABEL PLUSASM writer doesn't. The ABEL PLUSASM writer treats all feedback as coming directly from the macrocell output. PLUSASM declaration statements in the top level design file can relocate the feedback to the I/O pin without any modification to the ABEL generated PLUSASM equations. Alternatively, the equations can be edited with a text editor to take advantage of the dual feedback capability.

```
module refresh
        'Refresh timer for DRAM controller
title
        Equation file for XC7236 behavioral-based application example
        Jeffrey Goldberg
        Xilinx';
refresh device;
" Inputs
Clk
                 pin;
clr_rfrq
                                           " low active clear refresh request flag
                 pin;
" Outputs
                                  pin istype 'reg,xor';
                                                            " counter bits
qj,qi,qh,qg,qf,qe,qd,qc,qb,qa
                                                            " restart counter start from 0
restart
                                  pin istype 'com';
rfrq
                                  pin istype 'reg';
                                                            " refresh request flag
" Variables
count = [qj,qi,qh,qg,qf,qe,qd,qc,qb,qa];
xor_factors count := count & !restart;
                                                            " q.D2 = q & !restart
equations
                                                            " restart counter every 15 microseconds
restart = (count == 937);
count := (count + 1) & !restart;
                                                            " count up
                                                            " set refresh request flag
rfrq := restart
     # rfrq & clr_rfrq;
                                                            " flag remains set until clr_rfrq goes low
end
```

Figure 8. REFRESH.PLD




Figure 9. ABEL Dot Extension

# **Targeting the Xilinx EPLD Input Pad Registers**

Xilinx EPLDs contain input pad registers that can be used for input signal synchronization, parameter storage and signal pipelining. Since functions mapped into these registers do not consume macrocell resources, increased logic density is achieved when these registers are utilized.

The ABEL file shown in Figure 10 can be used to synchronize an input signal with a global clock. The ABEL PLUSASM writer will generate PLUSASM equations however, that would map the synchronization register into a macrocell register, not an input pad register.

In order to target an input pad register, there is no need to create an internal node in the ABEL file. Declare the output signal of the input pad register as an input pin in the ABEL source code as shown in Figure 12. Then declare the input pin as a registered input in the top level PLUSASM file with the declaration INPUTPIN (RCLK=clock\_signal\_name), as shown in Figure 3. The logic will then be mapped into the Xilinx EPLD as shown in Figure 13.

# Targeting the Xilinx EPLD UIM

It's easy to map ABEL generated equations into the UIM without any modifications to the ABEL source code or the ABEL generated PLUSASM code. Combinatorial node equations that consist of only a single product term can be mapped into the UIM, instead of consuming Function Block resources (see the XEPLD documentation for details on UIM optimization).

The RESTART equation in the ABEL file shown in Figure 8 generates a single product term. If mapped into a macrocell, the counter outputs would make an extra pass through the chip to generate RESTART, adversely affecting both density and performance. Treating RESTART as a variable in the ABEL code would eliminate the second pass though the chip but would consume 9 of the Function Block's shared product terms when complemented. Instead, use the NODE (UIM) declaration in the top level PLUSASM design file, as shown in Figure 3 for RESTART, to map the function into the UIM.




Figure 10. ABEL Code for Signal Synchronization with a Macrocell Register




Figure 11. Signal Synchronization with Macrocell Register

"Inputs
Clk pin;
Port\_A\_Req pin; "Port\_A access request strobe

"Outputs
Access\_Req pin istype 'reg'; "Memory arbiter access request strobe

Equations
Access\_Req:= Port\_A\_Req & ... # ...;

Figure 12. ABEL Source Code for Xilinx EPLD Input Pad Register




Figure 13. Signal Synchronization with Input Pad Register

# **Targeting XC7300 Fast Function Blocks**

Functions targeted for the XC7300 Fast Function Blocks are declared ISTYPE 'NEG'. This declaration instructs ABEL to produce the negative polarity equations required by XEPLD 4.0 for the Fast Function Blocks. Since this declaration is ignored if the ABEL Auto Polarity option is chosen, the REDUCE BY PIN - FIXED option should be selected to insure that the negative polarity equation is produced by the ABEL PLUSASM writer. Statements in the top level PLUSASM design file then instruct XEPLD to map high speed logic into the Fast Function Blocks (See the XEPLD 4.0 documentation for complete details on using the Fast Function Blocks).

# Conclusion

ABEL-HDL is a familiar industry standard PAL compiler that can be used to target Xilinx EPLDs directly, and the resulting PLUSASM code can be efficiently mapped by the XEPLD software. Just as with the more familiar 22V10 low-density PAL device, only minimal knowledge of the Xilinx EPLD architecture is required when generating the source code. This combination of a familiar front end design tool (ABEL) and powerful fitter software (XEPLD) allow users to quickly and easily implement dense high performance designs that take full advantage of the Xilinx EPLD architecture.



# **Base Development System**

# Low Cost, Entry Level, PC-Based Software for Designing with Xilinx EPLDs and FPGAs

#### Introduction

The Base Development System provides PAL and TTL logic designers with an extremely cost-effective, easy-to-use migration path to EPLD and FPGA architectures. Using a familiar design methodology, the software supports nine Xilinx devices and offers a complete OrCAD or Viewlogic Systems interface. The many benefits of programmable logic, including higher logic integration and greater system performance, can now be realized without making a major software investment.

# **Features**

- Supports multiple technologies Xilinx EPLDs and FPGAs.
- Cost effective way to get started with programmable logic.
- Wide variety of device support from XC7200A and XC7300 EPLDs to XC2000, XC3000 and XC3100 FPGAs (up to XC3130).
- Includes interfaces to OrCAD or Viewlogic schematic capture and simulation tools

# One Design Environment Supports Xilinx FPGAs and EPLDs

Now you can design with a wide range of programmable logic devices using one development system. The Base Development System supports Xilinx EPLDs and FPGAs, up to 3,000\* gates in density. In addition, the XACT Design Manager provides a common user interface, so there's no need to learn a different development system environment.

# **Breaking The Software Price Barrier**

In the past, moving up to advanced programmable logic meant increasing your budget. Not any more. The Base Development System provides a low-cost, efficient way to get started with programmable logic. What's more, the Base Development System supports nine different devices ranging from our advanced XC7200A and XC7300 series EPLDs to our high speed XC3100 FPGAs. As the adjacent table indicates, dozens of packaging options are available for these devices.

Loaded with Features To Get The Job Done Right Just because the Base Development System is reasonably priced, doesn't mean it's lacking in functionality.

# For EPLD Design...

The Base Development System processes schematic designs from OrCAD or Viewlogic, down to a bitmap ready to be programmed into an EPLD part. Programming is supported by third-party programmer vendors like Data I/O, and by the low-cost Xilinx HW-120 programmer. EPLD designs can also incorporate PALASM-compatible equation files, which are accessible from popular PLD compilers such as Data I/O's ABEL and Logical Device's CUPL.

# For FPGA Design...

The software includes everything you need to compile an OrCAD or Viewlogic design – down to a programmed part. Xilinx's incremental FPGA design methodology allows you to make design changes quickly and easily, without going back to the drawing board. Performance analysis is made easy with the XDelay static timing calculator. The XChecker software and the parallel download cable let you configure parts directly from your PC. Included are a demo board (that works with either XC2000, XC3000 or XC3100 Family FPGAs) and two actual devices.

# Stand-alone (S) Version Includes Schematic Capture And Simulation

For designers who haven't chosen schematic capture or simulation tools, Xilinx offer a version of the Base Development System that includes Viewlogic's Viewdraw and Viewsim software. This version contains all the features and benefits of the standard Base Development System.

<sup>\*</sup> See product matrix for actual devices supported

# **Devices Supported**

| Device  |      | Packages    |          |      |          |      |  |
|---------|------|-------------|----------|------|----------|------|--|
| EPLDs:  | PLCC | PQFP        | TQFP     | CQFP | PGA      | CLCC |  |
| XC7236A | V    |             |          |      |          | ~    |  |
| XC7272A | V    |             |          |      | ~        | ~    |  |
| XC73108 | V    | ~           |          |      | ~        | ~    |  |
| FPGAs:  |      |             |          |      |          |      |  |
| XC2018  | V    |             | V        |      | <b>V</b> |      |  |
| XC2064  | V    | <b>V</b>    |          | ~    | <b>V</b> |      |  |
| XC3020  | V    | <b>&gt;</b> | <b>/</b> |      | <b>/</b> |      |  |
| XC3030  | ~    | <b>V</b>    |          |      | <b>V</b> |      |  |
| XC3120  | ~    | V           |          | V    | ~        |      |  |
| XC3130  | V    | V           |          | ~    | ~        |      |  |

# **Product Matrix**

|                          | Base Development System |             |                 |  |
|--------------------------|-------------------------|-------------|-----------------|--|
|                          | OrCAD                   | Viewlogic   | Stand-alone (S) |  |
| Schematic Capture        |                         |             | V               |  |
| Simulator                |                         |             | V               |  |
| Library + Interface      | ~                       | ~           | V               |  |
| Demo Board               | ~                       | ~           | V               |  |
| Parallel Down Load Cable | ~                       | <b>&gt;</b> | V               |  |
| Static Timing Analysis   | ~                       | <b>✓</b>    | V               |  |
| Sample FPGAs             | ~                       | ~           | V               |  |

# **Ordering Information**

**Base Development System Software:** 

DS-OR-BAS-PC1 Including OrCAD interface and libraries

DS-VL-BAS-PC1 Including Viewlogic interface and libraries

DS-VLS-BAS-PC1 Stand-alone version including Viewdraw-LCA, Viewsim-LCA

and Viewlogic interface and libraries

**Additional Options:** 

HW-120 Xilinx EPLD Programmer HW-112 Xilinx Serial PROM Programmer

DS-371-PC1 Xilinx-ABEL

**Hardware Requirements:** 

386 PC or PC-compatible with 8 MB memory and 30 MB disk space.



# **SECTION 7**

- 1 Xilinx EPLD Products
- 2 Direct PAL Conversion Using Xilinx EPLDs
- 3 XC7300 EPLD Family
- 4 XC7200A EPLD Family
- 5 Packages
- 6 Applications

# 7 Sales Offices



# Sales Offices

## **HEADQUARTERS**

XILINX, Inc. 2100 Logic Drive San Jose, CA 95124 (408) 559-7778 TWX: 510-600-8750 FAX: 408-559-7114

#### **XILINX SALES OFFICES**

# NORTH AMERICA

XILINX, Inc. 3235 Kifer Road Suite 320 Santa Clara, CA 95051 (408) 245-1361 FAX: 408-245-0517

XILINX, Inc. 15615 Alton Parkway Suite 280 Irvine, CA 92718 (714) 727-0780 FAX: 714-727-3128

XILINX, Inc. 61 Spit Brook Rd. Suite 403 Nashua, NH 03060 (603) 891-1096 FAX: 603-891-0890

XILINX, Inc. 65 Valley Stream Parkway Suite 140 Malvern, PA 19355 (610) 296-8302 FAX: 610-296-8378

XILINX, Inc. 939 North Plum Grove Road Suite H Schaumburg, IL 60173 (708) 605-1972 FAX: 708-605-1976

XILINX, Inc. 5952 Six Forks Road Raleigh, NC 27609 (919) 846-3922 FAX: 919-846-8316

XILINX, Inc. 4141 Blue Lake Circle Suite 217 Dallas, TX 75244 (214) 960-1043 FAX: 214-960-0927

#### **EUROPE**

XILINX, Ltd.
Suite 1B, Cobb House
Oyster Lane
Byfleet
Surrey KT14 7DU
United Kingdom
Tel: (44) 932-349401
FAX: (44) 932-349499

XILINX Sarl Z.I. de la Bonde-Båt.B 1 bis, rue Marcel Paul 91742 Massy Cedex France Tel: (33)1-60-13-34-34 FAX: (33)1-60-13-04-17

XILINX GmbH Dorfstr. 1 85609 Aschheim Germany Tel: (49) 89-904-5024 FAX: (49) 89-904-4748

# JAPAN

XILINX K. K. Daini-Nagaoka Bldg. 2F 2-8-5, Hatchobori, Chuo-ku Tokyo 104 Japan Tel: (81) 3-3297-9191 FAX: (81)3-3297-9189

# **ASIA PACIFIC**

XILINX Asia Pacific Unit 2308-2319, Tower 1 Metroplaza Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852-410-2740 FAX: 852-418-1600

## **U.S. SALES REPRESENTATIVES**

#### ALABAMA

Novus Group, Inc. (Corporate) 2905 Westcorp Blvd.Suite 120 Huntsville, AL 35805 (205) 534-0044 FAX: 205-534-0186

#### ARIZONA

Quatra Associates 4645 S. Lakeshore Dr. Suite 1 Tempe, AZ 85282 (602) 820-7050 FAX: 602-820-7054

#### **ARKANSAS**

Bonser-Philhower Sales 689 W. Renner Road Suite 101 Richardson, TX 75080 (214) 234-8438 FAX: 214-437-0897

# **CALIFORNIA**

SC Cubed 31225 La Baya Dr. #111 Westlake Village, CA 91362 (818) 865-6222 FAX: 818-865-6223

17862 17th St. Suite 207 Tustin, CA 92680 (714) 731-9206 FAX: 714-731-7801

Quest-Rep Inc. 6494 Weathers PI, Suite 200 San Diego, CA 92121 (619) 622-5040 FAX: 619-622-5047

Norcomp 1267 Oakmead Pkwy Sunnyvale, CA 94086 (408) 733-7707 FAX: 408-774-1947

Norcomp 8880 Wagon Way Granite Bay, CA 95746 (916) 791-7776 FAX: 916-791-2223

# COLORADO

Luscombe Engineering, Inc. 1500 Kansas Ave. Suite 1B Longmont, CO 80501 (303) 772-3342 FAX: 303-772-8783

#### CONNECTICUT

John E. Boeing, Co., Inc. 101 Harvest Park, Bldg. 1A No. Plains Industrial Road Wallingford, CT, 06492 (203) 265-1318 FAX: 203-265-0235

#### DELAWARE

Delta Technical Sales, Inc. 122 N. York Rd., Suite 9 Hatboro, PA 19040 (215) 957-0600 FAX: 215-957-0920

#### **FLORIDA**

Semtronic Assoc., Inc. 657 Maitland Avenue Altamonte Springs, FL 32701 (407) 831-8233 FAX: 407-831-2844

Semtronic Assoc., Inc. 3471 N. W. 55th Street Ft. Lauderdale, FL 33309 (305) 731-2484 FAX: 305-731-1019

Semtronic Assoc., Inc. 1467 South Missouri Avenue Clearwater, FL 34616 (813) 461-4675 FAX: 813-442-2234

# GEORGIA

Novus Group, Inc. 6115-A Oakbrook Pkwy Norcross, GA 30093 (404) 263-0320 FAX: 404-263-8946

# IDAHO (Southwest)

Thorson Company Northwest 12340 NE 8th St., Suite 201 Bellevue, WA 98005 (206) 455-9180 FAX: 206-455-9185

Luscombe Engineering, Inc. 670 East 3900 South #103 Salt Lake City, UT 84107 (801) 268-3434 FAX: 801-266-9021

# ILLINOIS

Beta Technology Sales, Inc. 1009 Hawthorne Drive Itasca, IL 60143 (708) 250-9586 FAX: 708-250-9592

Advanced Technical Sales 13755 St. Charles Rock Rd. Bridgeton, MO 63044 (314) 291-5003 FAX: 314-291-7958

#### INDIANA

Gen II Marketing,Inc. 31 E. Main St. Carmel, IN 46032 (317) 848-3083 FAX: 317-848-1264

Gen II Marketing, Inc. 1415 Magnavox Way Sutie 130 Ft. Wayne, IN 46804 (219) 436-4485 FAX: 219-436-1977

#### IOWA

Advanced Technical Sales 375 Collins Road N.E. Cedar Rapids, IA 52402 (319) 393-8280 FAX: 319-393-7258

#### KANSAS

Advanced Technical Sales 610 N. Mur-Len, Suite B Olathe, KS 66062 (913) 782-8702 FAX: 913-782-8641

# KENTUCKY

Gen II Marketing, Inc. 4012 DuPont Circle Suite 414 Louisville, KY 40207 (502) 894-9903 FAX: 502-893-2435

# LOUISIANA (Northern)

Bonser-Philhower Sales 689 W. Renner Rd., Suite 101 Richardson, TX 75080 (214) 234-8438 FAX: 214-437-0897

# LOUISIANA (Southern)

Bonser-Philhower Sales 10700 Richmond, Suite 150 Houston, TX 77042 (713) 782-4144 FAX: 713-789-3072

# MAINE

Genesis Associates 128 Wheeler Road Burlington, MA 01803 (617) 270-9540 FAX: 617-229-8913

# MARYLAND

Micro Comp, Inc. 1421 S. Caton Avenue Baltimore, MD 21227-1082 (410) 644-5700 FAX: 410-644-5707

## MASSACHUSETTS

Genesis Associates 128 Wheeler Road Burlington, MA 01803 (617) 270-9540 FAX: 617-229-8913

#### MICHIGAN

Miltimore Sales Inc. 22765 Heslip Drive Novi, MI 48375 (810) 349-0260 FAX: 810-349-0756

Miltimore Sales Inc. 3680 44th St., Suite 100-J Kentwood, MI 49512 (616)-554-9292 FAX: 616-554-9210MINNE-SOTA Com-Tek 6513 City West Parkway Eden Prairie, MN 55344 (612) 941-7181 FAX: 612-941-4322

# MISSISSIPPI

Novus Group, Inc.(Corporate) 2905 Westcorp Blvd. Suite 120 Huntsville, AL 35805 (205) 534-0044 FAX: 205-534-0186

# MISSOURI

Advanced Technical Sales 601 N. Mur-Len, Suite 8 Olathe, KS 66062 (913) 782-8702 FAX: 913-782-8641

Advanced Technical Sales 13755 St. Charles Rock Rd. Bridgeton, MO 63044 (314) 291-5003

FAX: 314-291-7958

# MONTANA

Luscombe Engineering, Inc. 670 East 3900 South #103 Salt Lake City, UT 84107 (801) 268-3434 FAX: 801-266-9021

# NEBRASKA

Advanced Technical Sales 375 Collins Road N.E. Cedar Rapids, IA 52402 (319) 393-8280 FAX: 319-393-7258

# **NEVADA**

Norcomp (Excluding Las Vegas) 3350 Scott Blvd., Suite 24 Santa Clara, CA 95054 (408) 727-7707 FAX: 408-986-1947 Quatra Associates (Las Vegas) 4645 S. Lakeshore Dr., Suite 1 Tempe, AZ 85282 (602) 820-7050 FAX: 602-820-7054

# NEW HAMPSHIRE

Genesis Associates 128 Wheeler Road Burlington, MA 01803 (617) 270-9540 FAX: 617-229-8913

## **NEW JERSEY (Northern)**

Parallax 734 Walt Whitman Road Mellville, NY 11747 (516) 351-1000 FAX: 516-351-1606

# NEW JERSEY (Southern)

Delta Technical Sales, Inc. 122 N. York Road, Suite 9 Hatboro, PA 19040 (215) 957-0600 FAX: 215-957-0920

## **NEW MEXICO**

Quatra Associates 600 Autumwood Place, S. E. Albuquerque, NM 87123 (505) 296-6781 FAX: 505-292-2092

# NEW YORK (Metro)

Parallax 734 Walt Whitman Road Melville, NY 11747 (516) 351-1000 FAX: 516-351-1606

# **NEW YORK**

Electra Sales Corp. 333 Metro Park Suite M103 Rochester, NY 14623 (716) 427-7860 FAX: 716-427-0614

Electra Sales Corp. 6700 Old Collamer Rd. E. Syracuse, NY 13057 (315) 463-1248 FAX: 315-463-1717

# NORTH CAROLINA

The Novus Group, Inc. 102L Commonwealth Court Cary, NC 27511 (919) 460-7771 FAX: 919-460-5703

The Novus Group, Inc. 1775 Cox Rd. Weddington, NC 28105 (704) 846-4044 FAX: 704-846-4055

#### **NORTH DAKOTA**

Com-Tek 6525 City West Parkway Eden Prairie, MN 55344 (612) 941-7181 FAX: 612-941-4322

#### OHC

Bear Marketing, Inc. 3554 Brecksville Road PO Box 427 Richfield, OH 44286-0427 (216) 659-3131 FAX: 216-659-4823

Bear Marketing, Inc. 240 W. Elmwood Drive Suite 2010 Centerville, OH 45459-4248 (513) 436-2061 FAX: 513-436-9137

# OKLAHOMA

Bonser-Philhower Sales 689 W. Renner Rd., Suite 101 Richardson, TX 75080 (214) 234-8438 FAX: 214-437-0897

#### OREGON

Thorson Company Northwest 9600 S.W. Oak Street, Suite 320 Portland, OR 97223 (503) 293-9001 FAX: 503-293-9007

# **PENNSYLVANIA**

Delta Technical Sales, Inc. 122 N. York Rd., Suite 9 Hatboro, PA 19040 (215) 957-0600 FAX: 215-957-0920

Bear Marketing, Inc. 4284 Rt. 8, Suite 211 Allison Park, PA 15101 (412) 492-1150 FAX: 412-492-1155

# **PUERTO RICO**

Semtronic Assoc., Inc. Mercantile Plaza Building Suite 816 Hato Rey, PR 00918 (809) 766-0700/0701 FAX: 809-763-8071

# RHODE ISLAND

Genesis Associates 128 Wheeler Road Burlington, MA 01803 (617) 270-9540 FAX: 617-229-8913

# **SOUTH CAROLINA**

The Novus Group, Inc. 102L Commonwealth Court Cary, NC 27511 (919) 460-7771 FAX: 919-460-5703

## **SOUTH DAKOTA**

Com-Tek 6525 City West Parkway Eden Prairie, MN 55344 (612) 941-7181 FAX: 612-941-4322

#### TENNESSEE

The Novus Group, Inc. 366 S. Union Grove Rd. Friendsville, TN 37737 (615) 995-2365 FAX: 615-995-2215

#### **TEXAS**

Bonser-Philhower Sales 8240 MoPac Expwy., Suite 135 Austin, TX 78759 (512) 346-9186 FAX: 512-346-2393

Bonser-Philhower Sales 10700 Richmond, Suite 150 Houston, TX 77042 (713) 782-4144 FAX: 713-789-3072

Bonser-Philhower Sales 689 W. Renner Rd., Suite 101 Richardson, TX 75080 (214) 234-8438 FAX: 214-437-0897

# TEXAS (El Paso County)

Quatra Associates 600 Autumwood Place SE Albuquerque, NM 87123 (505) 296-6781 FAX: 505-292-2092

# UTAH

Luscombe Engineering Co. 670 East 3900 South #103 Salt Lake City, UT 84107 (801) 268-3434 FAX: 801-266-9021

# VERMONT

Genesis Associates 128 Wheeler Road Burlington, MA 01803 (617) 270-9540 FAX: 617-229-8913

# VIRGINIA

Micro Comp, Inc. 8811Timberlake Rd. Suite 107 Lynchburg, VA 24502 (804) 239-2626 FAX: 804-239-1333 Bear Marketing, Inc. 4284 Rt. 8 Suite 211 Allison Park, PA 15101 (412) 492-1150 FAX:412-492-1155

#### WASHINGTON

Thorson Company Northwest 12340 NE 8th Street, Suite 201 Bellevue, WA 98005 (206) 455-9180 FAX: 206-455-9185

#### WASHINGTON (Vancouver, WA only)

Thorson Company Northwest 9600 S.W. Oak Street Suite 320 Portland, OR 97223 (503) 293-9001 FAX: 503-993-9007

## **WASHINGTON D.C.**

Micro Comp, Inc. 1421 S. Caton Avenue Baltimore, MD 21227-1082 (410) 644-5700 FAX: 410-644-5707

## WISCONSIN (Western)

Com-Tek 6525 City West Parkway Eden Prairie, MN 55344 (612) 941-7181 FAX: 612-941-4322

# WISCONSIN (Eastern)

Beta Technology Sales, Inc. 9401 N. Beloit, Suite 409 Mllwaukee, WI 53227 (414) 543-6609 FAX: 414-543-9288

# WYOMING

Luscombe Engineering, Inc. 670 East 3900 South #103 Salt Lake City, UT 84107 (801) 268-3434 FAX: 801-266-9021

# **Distributed in North America By**

Hamilton/Avnet Locations throughout the U.S. and Canada. 1-800-888-9236 FAX: 408-743-3003 Marshall Industries Locations throughout the U.S. and Canada. 1-800-522-0084 FAX: 818-307-6297 Insight Electronics Locations throughout the Western & South Central U.S. 1-800-677-7716 FAX: 619-587-1380 Phase 1 Technology Corp. 46 Jefryn Blvd. Deer Park, NY 11729 (516) 254-2600 FAX: 516-254-2693 FAX: 516-254-2695(NY sales)

Nu Horizons Electronics Corp. 6000 New Horizons Blvd. Amityville, New York 11701 (516) 226-6000 FAX: 516-226-6262



# INTERNATIONAL SALES REPRESENTATIVES

#### ASEAN

(Singapore, Malaysia, Indonesia, Thailand, Phillippines, Brunei) MEMEC Asia Pacific Ltd. 10 Anson Rd. #14-02 International Plaza Singapore 0207 Tel: (65) 222-4962 FAX: (65) 222-4939

#### **AUSTRALIA**

Advanced Component Dist. 106 Belmore Rd. North Riverwood, N.S.W. 2210 Sydney, Australia Tel: (61) 2-534-6200 FAX: (61) 2-534-4910

Advanced Component Dist. Unit 2, 17-19 Melrich Road Bayswater VIC 3153 Melbourne, Australia Tel: (61) 3-762-7644 FAX: (61) 3-762-5446

Advanced Component Dist. Enterprise Unit 1, Suite 1 Technology Park Bentley WA 6102 Australia Tel: (61) 9-472-3232 FAX: (61) 9-470-2303

Advanced Component Dist. 20D William Street Norwood SA 5067 Australia Tel: (61) 8-364-2844 FAX: (61) 8-264-2811

Advanced Component Dist. Suite 1, 10-48 Beaudesert Rd. Cooper Plains QLD 4108 Queensland, Australia Tel: (61) 7-875-1113 FAX: (61) 7-275-3662

# AUSTRIA

Eljapex GmbH Eitnergasse 6 A-1232 Wien Austria Tel: (43) 8615-31-3211 FAX: (43) 1-861531201

# BELGIUM & LUXEMBURG

Rodelco NV Limburg Stirum 243 1780 Wemmel Belgium Tel: (32) 2-460-0560 FAX: (32) 2-460-0271

# CANADA (BRITISH COLUMBIA)

Thorson Company Northwest 12340 N.E. 8th Street Suite 201 Bellevue, WA 98005 USA Tel: (206) 455-9180 FAX: (206)-455-9185 Electro Source 6875 Royal Oak Ave. Burnaby BC V5J 4J3 Canada Tel: (604) 435-2533 FAX: (604)-435-2538

# CANADA (OTTAWA)

Electro Source, Inc. 300 March Road, Suite 203 Kanata, Ontario K2K 2E4 Canada Tel: (613) 592-3214 FAX: (613)-592-4256

# **CANADA (TORONTO)**

Electro Source, Inc. 230 Galaxy Blvd. Rexdale Ontario M9W 5R8 Canada Tel: (416) 675-4490 FAX: (416)-675-6871

# CANADA (QUEBEC)

Electro Source 6600 TransCanada Hwy Suite 420 Point Claire Quebec H9R 4S2 Canada Tel: (514) 630-7486 FAX: 514-630-7421

# **CHINA PEOPLE'S REPUBLIC**

MEMEC Asia Pacific Ltd. Unit No.2308-2319, Tower 1 Metroplaza, Hing Fong Rd. Kwai Fong, N.T. Hong Kong Tel: (852) 410-2780 FAX: (852) 401-2518

# **CZECH REPUBLIC**

Eljapex/Elbatex GmbH Prechodni 11 CZ-140 00 Praha 4 Czech Republic Tel: (02)-692-8087 FAX: (02)-471-82-03

# DENMARK

Dana Tech A/S Krogshoejvej 51 DK-2880 Bagsvaerd Denmark Tel: (45) 44-37 71 10 FAX: (45) 44-37 71 12

Dana Tech AS Egsagervej 8 DK-8230 Rabyhoej Denmark Tel: (45) 86-253100 FAX: (45) 86-253102

# FINLAND

Field OY Instrumentarium Niittylänpouku 10 SF-00620 Helsinki Finland Tel: (358) 0-7571011 FAX: (358) 0-798853

# FRANCE

Rep'tronic 1 Bis, rue Marcel Paul Bât A Z.I. La Bonde F-91300 Massy France Tel: (33) 1-60139300 FAX: (33) 1-60139198 AVNET/EMG. 79 Rue Pierre Sémard 92320 Chatillon France Tel: (33) 1 49 65 25 00 FAX: (33) 1 49 65 27 38

AVNET Composant Sud-Ouest Innopolis Hall A Voie No. 1-BP 404 31314 Labège Cédex France Tel: (33) 61 39 21 12 FAX: (33) 61 39 21 40

AVNET Composant Aquitaine 16 Rue François Arago Zi du Phare 33700 Mérignac France Tel: (33) 56 55 92 92 FAX: (33) 56 34 39 99

AVNET Composant Rhône-Auvergne Parc Cluc du Moulin à Vent Bắt 26 33 Av. du docteur G. Levy 69200 Vénissieux France Tel: (33) 78 00 07 26 FAX: (33) 78 01 20 57

AVNET Composant Provence Côte D'Azur 8300 Toulon France Tel: (33) 94 03 32 56 FAX: (33) 94 36 02 15

AVNET Composant Ouest Technoparc-Bât.E 4 Av. des Peupliers 35510 Césson Sévigné France Tel: (33) 99 83 84 85 FAX: (33) 99 83 80 83

AVNET Composant Rhône-Alpes Minipare - Zac des Béalières 23 Av. de Granier 38240 Meylan France Tel: (33) 76 90 11 88 FAX: (33) 76 41 04 09

AVNET Composant Nantes Le Sillon de Bretagne 23e étage-Aile C 8 Av.des Thébaudières 44802 Saint Herblain France Tel: (33) 40 63 23 00 FAX: (33) 40 63 22 88

AVNET Composant Est 19 Rue de Rennes, BP 163 54186 Heillecourt Cédex France Tel: (33) 83 53 12 34 FAX: (33) 83 56 70 03

#### GERMANY

Avnet E2000 Stahlgruberring 12 81829 München Germany Tel: (49) 89-45110-01 FAX: (49) 89-45110-209

Avnet E2000 Kurfürstenstr. 126 10785 Berlin Germany Tel: (49) 30-2110761 FAX: (49) 30-2141728

Avnet E2000 Ivo-Hauptmann-Ring 21 22159 Hamburg Germany Tel: (49) 40-645570-0 FAX: (49) 40-6434073

Avnet E2000 Benzstr. 1 70826 Gerlingen Stuttgart Germany Tel: (49) 7156-356-0 FAX: (49) 7156-28084

Avnet E2000 Heinrich-Hertz-Str. 52 40699 Erkrath Düsseldorf Germany Tel: (49) 211-92003-0 FAX: (49) 211-92003-99

Avnet E2000 Schmidtstr. 49 60326 Frankfurt/M. Germany Tel: (49) 69-973804-0 FAX: (49) 211-7380712

Avnet E2000 Kilianstr. 251 90411 Nürnberg Germany Tel: (49) 911-995161-0 FAX: (49) 911-515762

Metronik GmbH Leonhardsweg 2 82008 Unterhaching München Germany Tel: (49) 89-611080 FAX: (49) 89-6116468

Metronik GmbH Zum Lonnenhohl 38 44319 Dortmund Germany Tel: (49) 231-2141741/43 FAX: (49) 231-210799

Metronik GmbH Gottlieb-Daimler-Str.7 24568 Kaltenkirchen Hamburg Germany Tel: (49) 41-91-4206 FAX: (49) 41-91-4428

Metronik GmbH Siemenstr. 4-6 68542 Heddesheim Mannheim Germany Tel: (49) 6203-4701/03 FAX: (49) 620345543 Metronik GmbH Pilotystr. 27/29 90408 Nürnberg Germany Tel: (49) 911-544966/68 FAX: (49) 911-542936

Metronik GmbH Löwenstr. 37 70597 Stuttgart Germany Tel: (49) 711-764033/35 FAX: (49) 711-7655181

Metronik GmbH Liessauer Pfad 17 13503 Berlin Germany Tel: (49) 30-436-1134 FAX: (49) 30-431-5956

Metronik Systeme Grenzstr. 26 06112 Halle Germany Tel: (49) 345-823-352 FAX: (49) 345-823-346

Metronik GmbH Alsfelderstr. 7 64289 Darmstadt Germany Tel: (49) 6151-73-0540 FAX: (49) 6151-71-6652

Intercomp Am Hochwald 42 82319 Starnberg München Germany Tel: (49) 8151-16044 FAX: (49) 8151-79270

Intercomp Meisenweg 19 65527 Niedernhausen Frankfurt Germany Tel: (49) 6128-71140 FAX: (49) 6128-72228

# GREECE

Peter Caritato & Assoc. S. A. Llia Iliot, 31 Athens 11743 Greece Tel: (30) 1-9020115 FAX: (30) 1-9017024

# HONG KONG

MEMEC Asia Pacific Ltd. Unit No. 2308-2319, Tower I Metroplaza, Hing Fong Road, Kwai Fong, N.T. Hong Kong Tel: (852) 410 2780 FAX: (852) 401 2518

# HUNGARY

Dataware KFT/Elbatex GmbH Angol Utca 22 H-1149 Budapest Hungary Tel: (36) 1163 5081 FAX: (36) 1251-5517

Eljapex/Elbatex GmbH Vaci u 202 H-1138 Budapest Hungary Tel: (36) 1-140-9194 FAX: (36) 1-220-9478

#### INDIA

Core El Micro Systems 45131 Manzanita Court Fremont, California 94539 USA Tel:(510) 770-1066 FAX: 510-657-1525

Core El Logic System 1181 Fergussion Collage Rd. Shivaji Nagar Pune 411005 India Tel: (91) 212-323982 FAX: (91) 212-323985

CG-CoreEl LogicSystems Support Centre EDT Crompton Greaves Ltd. 218/30 39th "A" Cross 9th Main, V Block, Jayanager, Bangalore 560041 India Tel: (91) 80-648055 FAX: (91) 1-80-633801

CG-CoreEL LogicSystems Support Centre EDT Crompon Greaves Ltd. Kanjur, Bhandup, Bombay 400078 India Tel: (91) 22-5785491 FAX: (91) 22-5782224

#### IRFI AND

Memec Ireland Ltd. Block H Lock Quay Clare Street Limerick Ireland Tel: (353) 61-411842 FAX: (353) 61-411888

# ISRAEL

E.I.M International Ltd. 9 Hashiloach Street P.O. Box 4000 Petach Tikva 49130 Israel Tel: (972) 3-92 33257 FAX: (972) 3-924 4857

# ITALY

ACSIS S.R.L. Via Alberto Mario. 26 20149 Milano, Italy Tel: (39) 2-48022522 FAX: (39) 2-48012289

Silverstar-Celdis Viale Fulvio Testi N.280 20126 Milano, Italy Tel: (39) 2-66125 1 FAX: (39) 2-661014275

Silverstar-Celdis Via Collamarini, 22 40139 Bologna, Italy Tel: (39) 51-538500 FAX: (39) 538831

Silverstar-Celdis Via Paisiello,30 00162 Roma, Italy Tel: (39) 6-8848841 FAX: (39) 6-8553228

Silverstar-Celdis Piazza Adriano 9 10139 Torino, Italy Tel: (39) 11-43-457000 FAX: (39) 114473306 Silverstar-Celdis Centro Direzionale Benelli Via M. Del Monaco, 16 6100 Pesaro, Italy Tel: (39) 721-26560 FAX: (39) 721-400896

Silverstar-Celdis Via Masaccio, 175 50019 Firenze, Italy Tel: (39) 55-572418 FAX: (39) 55-579575

Silverstar-Celdis Piazza Marini 20/10 Lavagna-Genova Italy Tel: (39) 185-325325 FAX: (39) 185-303100

#### JAPAN

Okura & Co., Ltd. 6-12, Ginza Nichome Chuo-Ku Tokyo, 104 Japan Tel: (81) 3-3566-6364 FAX: (81) 3-3566-2887

Fuji Electronics Co., Ltd. Ochanomizu Center Bldg. 3-2-12 Hongo. Bunkyo-ku Tokyo, 113 Japan Tel: (81) 3-3814-1411 FAX: (81) 3-3814-1414

Okura Electronics Co., Ltd. 3-6, Ginza 2-chome, Chuo-ku, Tokyo, 104 Japan Tel: (81) 3-3564-6871 FAX: (81) 3-3564-6870

Okura Electronics Service Co., Ltd. Kyoei Bldg. 5-3, Kyobashi 3-chome, Chuo-ku, Tokyo, 104 Japan Tel: (81) 3-3567-6501 FAX: (81) 3-3567-7800

Tokyo Electron Ltd. P. O. Box 7006 Shinjuku Monolith 3-1 Nishi-Shinjuku 2-chome, Shinjuku-ku, Tokyo, 163 Japan Tel: (81) 3-3340-8193 FAX: (81) 3-3340-8408

Towa Elex Co., Ltd. Unity Bldg. 5F 6-5 Nihonbashi Tomisawa-cho Chuo-Ku, Tokyo 103 Japan Tel: (81) 3-5371-3411 FAX: (81) 3-5371-4760

Varex Co., Ltd. Nippo Shin-Osaka No. 2 Bldg. 1-8-33, Nishimiyahara, Yodogawa-ku, Osaka, 532 Japan Tel: (81) 6-394-5201 FAX: (81) 6-394-5449 Inoware 21, Inc. TSI Nihonbashi Hamacho Daini Bldg. 3-36-5, Nihonbashi Hamacho Chuo-ku, Tokyo, 103 Japan Tel: (81) 3-5695-1521 FAX: (81) 3-5695-1524

#### KORFA

MEMEC Asia Pacific Ltd. 4FL, Je Woong Bldg.,176-11 Nonhyun-dong Kangnam-ku Seoul,135-010, South Korea Tel: (82) 2-518-98181 FAX: (82) 2-518-9419

#### THE NETHERLANDS

Rodelco BV P.O.Box 6824 Takkebijsters 2 4802 HV Breda The Netherlands Tel: (31) 76-784911 FAX: (31) 76-710029

#### **NEW ZEALAND**

ACD 106 Belmore Rd., North Riverwood, N.S.W. 2210 Sydney, Australia Tel: (61) 2-534-6200 FAX: (61) 2-534-4910

#### NORWAY

BIT Elektronikk AS Smedsvingen 4 P.O. Box 194 1364 Hvalstad Norway Tel: (47) 2-98 13 70 FAX: (47)2-98 13 71

# POLAND

Eljapex/Elbatex GmbH UI. Hoza 29/31-6 PL-00-521 Warszawa Poland Tel: (48) 2625-4877 FAX: (48) 2221-6331

# PORTUGAL

Componenta Componentes Electronicos LDA R. Luis De Camoes, 128 1300 Lisboa Portugal Tel: (351) 1 3621283/4 FAX: (351) 1 3637655

# RUSSIA

Scan 10/32 "B" Druzhby St. 117330 Moskva Russia Tel: (7) 095-1436641 FAX: (7) 095-9382247

Vostorg 3 Rue des Acacias 91370 Verrieres le Buisson France Tel: (33) 1-6920-4613 FAX: (33) 1-6011-5543

## SINGAPORE

MEMEC Asia Pacific Ltd. Singapore Representative Office 10 Anson Road #14-02 International Plaza Singapore 0207 Tel: (65)-222-4962 FAX: (65)-222-4939

# **SLOVAK REPUBLIC**

Topoicianska 23 SQ-851 05 Bratislava Tel: (42) 7831-320 FAX: (42) 7831-320

# SLOVENIA/CROATIA

Eljapex/Elbatex GmbH Stegne 19, PO Box 19 SLO-61-117 Ljubljana Tel: (061) 191-126-507 FAX: (061) 192-398-507

## SOUTH AFRICA

South African Micro-Electronic Systems (PTV) Ltd. 2 Rooibok Avenue Koedoespoort, Pretoria Republic of South Africa Tel: (27) 12-736021 FAX: (27) 12-737084

Interface International Corp. 15466 Los Gatos Blvd., Suite 211 Los Gatos, CA 95032 USA Tel: (408) 356-0216 FAX: (408) 356-0207

# **SOUTH AMERICA**

DTS Ltda. Rosas 1444 Santiago Chile Tel: (56) 2-699-3316 FAX: (56) 2-697-0991

Reycom Electronica SRL Uruguay 362 Peso 8 - Depto. F 1015 Buenos Aires Argentina Tel: (54) 1-304-201-8/9 FAX: (54) 1-304-2010

Hitech Divisao de Hicad Sistemas Ltda. Av. Eng. Louiz Carlos Berrini 801 04571-Brooklin São Paulo, Brazil Tel: (55) 11-531-9355 FAX: (55) 11-240-2650

# SOUTHEAST ASIA

MEMEC Asia Pacific Ltd. Unit No.2308-2319, Tower I Metroplaza, Hing Fong Road, Kwai Fong, N.T. Hong Kong Tel: (852) 410-2780 FAX: (852) 401-2518

# SPAIN

ADM Electronics SA Calle Tomas Breton, no 50, 3-2 Planta 28045 Madrid Spain Tel: (34) 91-5304121 FAX: (34) 91-5300164 ADM Electronics SA Mallorca 1 08014 Barcelona Spain Tel: (34) 3-4266892 FAX: (34) 3-4250544

ADM Electronica, SA Herriro Gudarien, 8-10 48200 Durango (Vizcaya) Spain Tel: (34)-4-6201572 FAX: (34)-4- 6202331

#### SWEDEN

DipCom Electronics AB P.O. Box 1230 S-164 28 Kista Sweden Tel: (46) 8 752 24 80 FAX: (46) 8 751 36 49

## SWITZERLAND

Fenner Elektronik AG Abteilung Bauteile Gewerbestrasse 10 CH-4450 Sissach Switzerland Tel: (41) 61 975 00 00 FAX: (41) 61 971 56 08

#### TAIWAN

MEMEC Asia Pacific Ltd. 9F-2, No. 225 Nanking E. Rd, Sec. 5 Taipei Taiwan R.O.C. Tel: (886) 2-760-2028 FAX: (886) 2-765-1488

Solomon Technology Corp. 5th Floor, No. 293, Sec. 5 Chung Hsiao E. Rd. Taipei Taiwan, R.O.C. Tel: (866) 2-760-5858 FAX: (866) 2-764-7500

# UK


Microcall Ltd. 17 Thame Park Road Thame Oxon OX9 3XD England Tel: (44) 844-261939 FAX: (44) 844-261678

Cedar Technologies The Old Water Works Howse Lane Bicester Oxfordshire OX6 8XF England Tel: (44) 869-322366 FAX: (44) 869-322377

Avnet EMG Ltd. Jubilee House Jubilee Road Letchworth Hertfordshire SG6 1QH England Tel: (44) 462-488500 FAX: (44) 462-488555



# Field Applications Engineers



# **North America**

There are 18 Xilinx Field Applications Engineers in the locations shown above. Additional technical support is provided by Headquarters Applications.

Dial (800) 255-7778 for FPGAs.

Dial (408) 879-4686 for EPLDs.

The worldwide network of Xilinx Representatives and Distributors also gives technical support.

# Europe

Each of the Xilinx European sales offices in England and Germany has a resident Field Applications Engineer: England (Tel: 44-932-349401);

Germany (Tel: 49-89-904 50 24 and 49-7940-58416).

# Japan

Xilinx Japan is located in Tokyo and has two resident Field Applications Engineers (Tel: 81-3-297-9191).

# Asia

Xilinx Asia is located in Hong Kong and has a resident Field Applications Engineer (Tel: 852-410-7240).